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Progress in advanced microlithography and deposition techniques have made feasible 
high- k dielectric materials for MOS transistors. The continued scaling of CMOS devices is 
pushing the Si-SiO2 to its limit to consider high-k gate dielectrics. The demand for faster, low 
power, smaller, less expensive devices with good functionality and higher performance increases 
the demand for high-k dielectric based MOS devices. This thesis gives an in-depth study of 
threshold voltages of PMOS and NMOS transistors using various high-k dielectric materials like 
Tantalum pent oxide (Ta2O5), Hafnium oxide (HfO2), Zirconium oxide (ZrO2) and Aluminum 
oxide (Al2O3) gate oxides. Higher dielectric constant may lead to high oxide capacitance (Cox), 
which affects the threshold voltage (VT) of the device. The working potential of MOS devices 
can be increased by high dielectric gate oxide and work function of gate metal which may also 
influence the threshold voltage (VT). High dielectric materials have low gate leakage current, 
high breakdown voltage and are thermally stable on Silicon Substrate (Si). 
Different kinds of deposition techniques for different gate oxides, gate metals and 
stability over silicon substrates are analyzed theoretically. The impact of the properties of gate 
oxides such as oxide thickness, interface trap charges, doping concentration on threshold voltage 
were simulated, plotted and studied. This study involved comparisons of oxides-oxides, metals-
metals, and metals-oxides. Gate metals and alloys with work function of less than 5eV would be 
suitable candidates for aluminum oxide, hafnium oxide etc. based MOSFETs.    
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CHAPTER ONE: INTRODUCTION 
1.1 Overview 
Since the early 1970s, the metal oxide-semiconductor-field-effect-transistor (MOSFET) 
has been the most widely used device in VLSI circuits, because of its simpler structure, less cost 
to fabricate and less power consumption compared to bipolar and junction field-effect transistors 
(BJTs and JFETs). The demand for greater integrated circuits in the industry for functionality 
and low cost performance requires an increase in current density. The device scaling is one of the 
main factors which results in shrinking of gate dielectric thickness (TOX) and channel length (L) 
[1]. The dielectric material used as gate oxide in MOSFETs plays an important role in the 
threshold voltage (VT) and working potential of the device. High-k dielectric materials are 
currently in consideration for gate insulators in silicon MOS devices which affects the threshold 
voltage (VT). These materials having high dielectric constants improves the oxide capacitance 
(COX), provides better stability over silicon substrates, has low gate leakage current, low power 
dissipation and high breakdown voltages.  
As the demand for more number of device components in ICs increases, the transistor 
size decreases and occupies less area. The increase of transistors on a chip has reduced the oxide 
thickness of MOS devices to such an extent that nowadays the SiO2 thickness is 2nm or less. 







Figure 1.1 Historical trend of SiO2 insulator thickness vs. year 
The International Technology Roadmap for Semiconductors (ITRS) describes the 
technology of device feature size to be reduced in the years ahead. The traditional scaling with 
respect to feature size and key scaling factors are listed in Table 1 [12]. 
Table 1 Feature size and scaling factors of MOS device. 
 
2 
Figure 1.2 illustrates the technology node trends in the years ahead. Figure 1.3 shows the 
Intel’s Lithography Roadmap trend in the feature size in the future [3].  
  
 
Figure 1.2 Technology Road Trends for ITRS Roadmap 
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Figure 1.3 Technology node trends for Intel Lithography Roadmap 
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1.1.1 Limitations of SiO2  
Advances in scaling and technology have lead to reduce the gate oxide thickness less than 
20Å and significant challenges for dielectric materials. As we go below 20Å, direct tunneling 
through potential barrier can lead to high leakage current, which may lead to circuit instability 
and high power dissipation. There is a good chance of dielectric breakdown, which may lead to 
defects; non-uniformity in the film thickness, dopant penetration into the substrate, increase in 
interface trap charges (QIT) and oxide trapped charges (QOT). Silicon dioxide has been 
extensively used as gate dielectric for many years [4]. Because of all the above reasons, there is 
need to find alternative high k dielectric materials which can solve the problem.  
1.2 What is a dielectric material?  
Dielectric materials are substances which are poor conductor of electricity, an insulator 
but an effective supporter of electrostatic fields. The flow of current is kept to a minimum 
between opposite electric charge poles without interrupting the electrostatic lines of flux; 
electrostatic field can also store energy. This is the property which we use in capacitors. The 
property of dielectric material is to support electrostatic field while dissipating minimal energy in 
the form of heat. The lower the energy dissipated in the form of heat, more effective is the 
dielectric material. Metal oxides in general have high dielectric constants [5]. The important 
property of high dielectric substances, such as aluminum oxide, hafnium oxide, tantalum oxide, 




1.2.1 High k dielectric materials 
Dielectric materials having high dielectric constants are used as gate dielectric in 
MOSFETs. The dielectric materials which are looked into this study in detail are aluminum 
oxide (Al2O3), hafnium oxide (HfO2), tantalum pent oxide (Ta2O5) and zirconium oxide (ZrO2). 
High dielectric materials make high value of oxide capacitance (COX) which may influence the 
threshold voltage (VT) and working of the device. The high-k dielectric materials should reduce 
the leakage current, lower the power consumption, lower direct tunneling effect and be stable 
over silicon substrates. These materials should have high breakdown voltage and less prone to 
time dependent dielectric breakdown (TDDB). The dielectric constants of these materials totally 
depend upon the way they are deposited over the silicon substrate. The dielectric constant for the 
same oxide may vary using different deposition techniques. The dielectric layers with higher 
electrical permittivity are used for thicker films to reduce the leakage current and improve upon 
the reliability of the gate dielectric layer with electrical thickness equal to ultra thin SiO2 layer.  
1.2.2 Materials properties 
There are many dielectric materials whose dielectric constant is more than 3.9 (SiO2- 
dielectric constant). However, the materials should be chosen with properties such as 
permittivity, barrier height, stability in direct contact with silicon, device processing and 
integration. The materials should also have good interface quality, compatible with the gate, 
process compatible and reliable. For limiting the leakage current, barrier height should also be 
taken into consideration. Figure 1.4 shows the energy band diagrams for ideal MOS for both n-





Figure 1.4 Energy band diagrams of ideal MOS n-type and p-type semiconductor 
The calculated band offsets for some dielectrics are shown in figure 1.5. The large band 
gap of dielectrics is due to a large ∆EC. The band gap should be more than 5eV to achieve good 
conduction band offset [1, 6-7].  
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Figure 1.5 Band offset of different oxides on Silicon Substrates 
The dielectric constants of different dielectric materials corresponding to their band gap 
are shown in figure 1.6. 
 




1.2.3 High-k dielectric materials: challenges 
The challenges of high-k dielectric material are 
• Mobility degradation. 
• Fixed charges. 
• Charge trapping and threshold voltage (VT) shifts. 
• Hot carrier effects due to reduced energy barriers for electrons and holes. 
• Diffusion of oxygen and dopant on to the silicon substrate. 
1.3 Limitations of Poly silicon as gate electrode 
As we scale the gate oxide thickness, the importance of poly silicon/ gate dielectric 
interface becomes necessary to consider different gate electrodes. Even though the metal work 
function of poly-silicon is very low, there are some problems as gate electrode. The poly silicon 
itself gets depleted as scaling goes beyond 20Å. So poly silicon should be replaced by more 
conductive materials. The recent advances in technology have made to deposit gate electrode 
before the oxide to be grown over the device to work. The gate electrode should be of such a 
material which should eliminate the depletion capacitance compared to poly-silicon. The gate 
electrode or gate metals which have been discussed in this work are aluminum, ruthenium and 
Pt-Ru alloys. 
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1.4 Purpose of the research 
The goal of the thesis is to investigate different dielectric materials for gate oxides by 
MOSFETs with Aluminum, Ruthenium and Pt-Ru alloys as gate metals. The impact of threshold 
voltage using different gate oxides, gate metals for NMOS and PMOS field effect transistors are 
investigated theoretically, studied and plotted. 
Chapter 2 of this work discusses in detail on the operation of MOSFETs and importance 
of threshold voltage. 
Chapter 3 gives an overview of gate oxides, gate metals, deposition techniques 
investigated for this work. 
In Chapter 4, results, calculations and impact of interface trap charges, doping 
concentration, oxide thickness on threshold voltage are discussed. 
In Chapter 5, conclusion of this thesis is summarized and discussed. The further scope of 
improvements based on simulation and future work are also suggested.  
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CHAPTER TWO: METAL-OXIDE-SEMICONDUCTOR -FIELD-EFFECT-
TRANSISTORS 
2.1 Introduction of MOSFETs 
MOSFETs as the name suggests are known as metal-oxide-semiconductor-field-effect-
transistors. They are most important devices for microprocessors, VLSI circuits and DRAM 
cells. They are also used in power applications, communications and in the computer industry. 
The current in MOSFET is field controlled and is transported predominantly by carriers of any 
one polarity (e.g. holes in p-channel MOS and electrons in n-channel MOS). The MOSFET is a 
four terminal device consisting of gate, source, drain and substrate terminals. The substrate 
terminal is usually grounded for testing purposes.  The source and drain are heavily doped 
regions to reduce their resistance and are back to back p-n junctions in which depletion region is 
entirely into the substrate.  
The metal contact over the insulator is known as gate electrode. The gate electrode is 
usually made of aluminum or poly-silicon according to design specifications. The gate electrode 
is isolated from the substrate (conducting channel) by a dielectric which is an oxide usually of 
SiO2 or any other high-k dielectric oxide. The oxide reduces the leakage current; however, there 
may be interface trap charges near the oxide-semiconductor interface. This may degrade our 
device performance.  
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2.2 Principle of Operation 
A n-channel MOSFET is show in Figure 2.1 [8]. Two n+ regions are formed in the p-type 
silicon using diffusion or implantation. The gate electrode and conducting channel (L) are 
separated with the help of silicon di-oxide layer, which is beneath the gate and sandwiched 
between drain and source regions. 
 
Figure 2.1 Three-dimensional Cross-Section of n-MOSFET 
The device parameters are oxide thickness (TOX), channel width (W), channel length (L), 
which is the distance between two n+ regions, junction depth Xj (depth of the two n+ regions) and 
the doping concentration (ND). Field oxide is thick enough to isolate MOSFET from other 
devices in VLSI circuits. 
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The drain-source current is controlled by the gate voltage applied to the gate electrode. 
No current flows from drain to source if there is no conducting n-channel between them. When 
no voltage is applied to the gate, it looks as if there are two back to back p-n junction diodes 
connected. MOSFET is considered in OFF state when no charge is applied to the gate and no 
channel is formed. When a positive voltage is applied at the gate relative to the substrate, 
positive charges are formed and are deposited on the gate metal. This voltage repels the holes 
from the Si-SiO2 interface. Similarly negative charges are induced in the Si substrate, by the 
formation of depletion region and thin surface region containing mobile electrons. These 
electrons form the channel of the field-effect-transistor, and allow current to flow from drain to 
source. MOSFET is considered in ON state when the channel is formed between drain and 
source. The conductance of this channel can be modulated by varying the gate voltage (VG). The 
critical or the minimum gate voltage, at which thin layer of region of electrons is formed near the 
interface is called threshold voltage (VT) [9].  
The MOSFET is a gate controlled device, should have low leakage p-n junctions and 
high quality to ensure better operation. Similarly for a p-channel MOSFET, positive charges are 
induced in the Si substrate by applying a negative voltage on to the gate metal. These holes form 
the channel of the field-effect-transistor, and allow current to flow from drain to source. Both n-
channel and p-channel MOS transistors are used in many applications. However, n-channel MOS 
transistors are preferred because of the electron mobility in silicon substrates is more than 
mobility of holes in p-channel MOS transistors.   
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2.2.1 Importance of gate oxide 
Moore’s law suggests gate oxide thickness would be as low as 1.5nm in the year 2006. 
As the scaling of devices continues and need for high speed processors, SiO2 simply does not 
have the dielectric constant, k, to with stand scaling till 2006. If the thickness is reduced, hot 
electrons are high energy electrons which can tunnel through the oxide layer and become excess 
charge in the oxide. This may lead to failure of the device with time. The effect of direct 
tunneling is shown in Figure 2.2 [11]. 
 
Figure 2.2 Direct tunneling effect. 
The overall capacitance or oxide capacitance (COX) behaves as a parallel plate capacitor 
whose plates are separated by gate oxide thickness (TOX). Current flow in MOS transistor is 
inversely proportional to the gate oxide thickness. Decreasing oxide thickness will also lead to 
electron tunneling and causing loss of voltage control in the gate [10]. The oxide capacitance is 





Tox  (Equation 2.1) 
where COX is the oxide capacitance, εO is the relative permittivity of free space, k is the 
dielectric constant of the dielectric material used a gate oxide and TOX is the oxide thickness. As 
we can see oxide thickness is a major factor in calculating oxide capacitance, reduce leakage 
current and in prevention of direct tunneling. So there is a lot of research going on to have high-k 
dielectric materials which will use thicker oxides without reducing the capacitance and 
transconductance of the transistor. 
2.2.2 Equivalent oxide thickness 
The gate oxide thickness determines the good control of the MOSFET depending upon 
the oxide capacitance of the given film. Equivalent-oxide-thickness (EOT) is defined as the 
thickness of SiO2 which can obtain same capacitance density as any other high k-dielectric 
oxide. Let us assume EOT to be the equivalent oxide thickness needed, εSiO2 is the dielectric 
constant of SiO2, TDES be the desired film thickness and εHIGHK is the dielectric constant of high-























The above equation shows oxide thickness more than that of SiO2 would yield the same 
gate oxide capacitance and have the same command over MOSFET. 
2.2.3 Effect of charges in MOSFETs 
There are four type of charges associated with a MOS device. They are  
• Interface trapped charges (QIT) 
• Fixed oxide charges (QF) 
• Oxide trapped charges (QOT) 
• Mobile oxide charges (QM) 
Interface trapped charges are positive or negative charges which arise due to structural 
defects, oxidation induced effects, metal impurities, or through bond-breaking process. These 
charges are located at Si-SiO2 interface. Interface trapped charges can be reduced by following 
proper cleaning procedures and be neutralized by low temperature anneals. 
Fixed oxide charges occurs during oxidation where Si is removed from the surface and reacts 
with oxygen. Some ionic Si is left near the interface during oxidation is stopped, during which 
these ions combine with uncompleted Si bonds results in positive charge near the interface. 
Oxide trapped charges occurs during contamination of the oxide with Na which forms an 
oxide and due to imperfections in the oxide SiO2. 
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Mobile oxide charges occur when sodium ions introduce positive charges in the oxide. This 
charge is mainly contributed by ionic impurities such as Na+, Li+, K+ and H+. Negative ions and 
heavy metals contribute to these charges [9, 10].  
The effect of interface charges should be reduced to a minimum. The interface charges are 
more in 111 surfaces rather that in 100 surfaces. This is the reason why MOSFETs are made on 
100 Silicon.  
2.3 Threshold Voltage 
Threshold voltage is the important parameter which determines the gate voltage required 
to induce the conducting channel for the operation of the MOS device. The threshold voltage [9] 

















 (Equation 2.5) 
Where VT is the threshold voltage of the device, ΦMS is the metal-semiconductor work function, 
QI is the interface trap charge between the substrate-oxide interface, COX is the oxide capacitance 
of the dielectric material which is sandwiched between metal and substrate, QD is the depletion 
charge in MOS devices and ΦF is the Fermi potential of the substrate and depends upon the 
doping of the substrate. 
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The threshold voltage is controlled by the gate oxide thickness and doping concentration 
of the substrate. The threshold voltage remains negative for p-channel MOSFETs and for n-
channel MOSFETs it may remain positive or negative some times. 
The threshold voltage increases with increase in NA or ND which is a factor in QD and ΦF 
term. The interface charge QI should be kept to a minimum to have low threshold voltages.  
Similarly, materials having high dielectric constant value increase the oxide capacitance (COX) 
which in turn minimizes the threshold voltage (VT). The threshold voltage should be around -1 to 
1 volt for n-channel MOSFETs and 0 to -1 volt for p-channel MOSFETs. 
2.3.1 Threshold Voltage Adjustment 
The threshold voltage can be controlled by ion implantation [9]. Precise quantities of 
boron impurities are added to the p-channel MOSFETs to reduce the donor ions in the n-
substrate. This is done to reduce the depletion charge QD and to make threshold voltage less 
negative. Similarly, the boron implant is made shallow in a p-substrate of an n-channel 
MOSFETs to make threshold voltage less positive. The relationship between shift in threshold 
voltage ∆VT and implanted dose QIM is given by the following equation 2.6 [10]. 
∆VT
q QIM⋅
Cox (Equation 2.6) 
Where COX is the oxide capacitance and q is the electronic charge of an electron. This kind of 
adjustment is usually done in industries having large scale production of MOS devices. These are 
the reasons having thicker oxide thickness with high dielectric constant and withstand direct 
tunneling. 
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CHAPTER THREE: STUDY OF DIFFERENT OXIDES AND METALS 
High-k materials are being used to replace silicon dioxide in near future. The high-k 
materials which are focused in this work are hafnium oxide (HfO2), aluminum oxide (Al2O3), 
tantalum pent oxide (Ta2O5) and zirconium oxide (ZrO2). These materials were chosen because 
of their relevant structural and special properties. The dielectric constants of these materials vary 
from 9 to 25. The high k layers should be thick enough to prevent direct tunneling between the 
gate and silicon substrate. The gate metals discussed are aluminum, ruthenium and Pt-Ru alloy. 
The increase in film thickness can reduce tunneling leakage current and improve reliability while 
scaling capacitance equivalent oxide thickness below the direct tunneling limit [13]. 
3.1 Hafnium oxide     
Hafnium oxide is a high-k dielectric material whose average dielectric constant is around 
22 – 25 [13, 14]. It has high dielectric constant compared to Al2O3 and ZrO2 dielectric films. It is 
thermally stable over silicon substrate and has a high band energy band gap around 5.8 eV. HfO2 
has around 271 kCal/mol as high heat of formation with silicon [13, 15]. They are also used in 
nano scaled CMOS and memory devices such as DRAM cells [16]. Hafnium oxide has higher 
electrical permittivity and improves the gate dielectric layer with their properties. They are used 
for low power applications and have uniform thickness over the substrate. The effects of direct 
tunneling and TDDB are reduced by HfO2 as gate oxide. The leakage current of HfO2 should be 
lower than the same equivalent oxide thickness of SiO2 film. Because of the large barrier in HfO2 
holes (3.4eV) as to electrons (1.5eV), the injection of holes is much smaller than the injection of 
electrons for HfO2 film. The hafnium oxide should be able to withstand dynamic stress in a long 
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term for MOS devices so that the time for breakdown increases and has less interface traps 
formed [17]. 
3.1.1 Deposition techniques of HfO2
The hafnium oxide can be deposited by different methods. The dielectric constant of 
hafnium oxide differs for different depositions. The most challenging for any dielectric film 
would be to try avoiding formation of interface layer during processing or deposition at high 
temperatures over silicon substrate. There are different deposition techniques to reduce the 
interface layer to get good oxide capacitance and have dielectric constant of the high-k materials 
used. The interface layer which forms with hafnium oxide over silicon substrate is hafnium 
silicate and silicon dioxide most of the times. The different methods to form hafnium oxide are 
using metal-organic-chemical-vapor-deposition (MOCVD), rapid-thermal-chemical-vapor-
deposition (RTCVD), sputtering, jet-vapor-deposition (JVD), dc magnetron sputtering, two-step 
reactive dc magnetron sputtering and reactive sputtering [13, 14, 18-21]. These deposition 
techniques need very precise equipment which is costly. The dielectric constants by these 





























The metal-organic-chemical-vapor-deposition is mostly used for deposition because; the 
interface layer formation is very less compared to others as studied by C.Hobbs et.al [21]. The 
hafnium oxide is much stable over the silicon substrate using this technique. The leakage current 
decreases as there is an increase in annealing temperature as studied by N.Zhan et.al [19]. The 
breakdown voltage is also high using this deposition technique.  
DC magnetron sputtering and two step reactive dc magnetron sputtering give dielectric 
constant of 22 and 18 respectively. But, there are lot of drawbacks such as there is formation of a 
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hafnium silicate interfacial layer and has high interface trap density. The interface trap density 
degrades the mobility of carriers which affects the threshold voltage (VT) delaying the formation 
of conducting channel. The hafnium silicate would cause decrease in overall dielectric constant 
of hafnium oxide and decrease in the oxide capacitance (COX) [19, 21]. The interfacial layer 
should be minimal to have good reliability and interface properties.  
The defects in semiconductor devices may be due to lattice mismatch. If the interface 
layer is thick enough, then silicon atom content increases number of charge traps. The oxide 
deposited should be amorphous in nature and not to be crystalline because crystalline structure 
material does not have uniform deposition of film over the substrate. 
The breakdown voltage increases with decreasing oxide thickness. The break down field 
of HfO2 based film is 8.5 MV/cm for 45Å to 80Å films as studied by L.Kang et.al [13]. 
Aluminum is deposited as gate metal over the hafnium oxide to act as hafnium oxide 
based MOSFET.  The HfO2 / Si barrier height is between 1.13+/- 0.13 eV and Al/HfO2 is around 
1.28 eV as studied in W.J.Zhu et.al [22]. The band diagram of HfO2 with Al gate is show in Fig 
3.1. 
 
Figure 3.1 Band diagram of HfO2 with Al gate 
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3.2 Aluminum oxide   
Aluminum oxide (Al2O3) is also a candidate to replace the existing silicon dioxide 
because of its order to reduce leakage current, high thermal stability, large band gap and large 
band offset with silicon. Aluminum oxide dielectric constant varies from 8-11 [23]. The band 
gap of aluminum oxide is around 8.7 -9 eV. The presence of any defect in a dielectric material 
would be critical to cause dielectric to break down at low electric fields. The increase in 
dielectric constant would increase the gate oxide capacitance with less leakage or tunneling 
current. Aluminum oxide based MOSFETs are used in storage cells and in DRAM capacitors. 
One of the important property of aluminum oxide is it remains amorphous even at high 
temperatures. The aluminum oxide is used in flash memory circuits because of its high dielectric 
constant. This increases the capacitive coupling which in turn increases the circuit speed [26]. 
The properties of aluminum oxide allow them to be used in silicon microelectronics, insulator in 
thin film industries, ionic barrier and as protective coating [24].  
3.2.1 Deposition techniques of Al2O3
Similar to hafnium oxide, aluminum oxide can also be deposited by different methods. 
The dielectric constant also varies with different methods. The effective method of deposition is 
to get an aluminum oxide layer deposited on silicon substrate with no interfacial layer and less 
interface trap charges. The methods to deposit aluminum oxide are rf magnetron sputtering, 
metal-organic-chemical-vapor-deposition (MOCVD), plasma-enhanced-chemical-vapor-
deposition (PECVD), ultra-high-vacuum-reactive-atomic-beam-deposition (UHVBE), low-
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temperature-atomic-layer-deposition (ALD) and through atomic plasma [25-29]. The varying 
dielectric constants using different deposition methods are shown in Table 3.  





















For aluminum oxide, MOCVD is a good method to deposit. The dielectric constant of the 
film is around 8.1. The interfacial layer formation is very less compared to other deposition 
methods. MOCVD gives one of the best methods to deposit aluminum oxide because of its 
precise composition, uniform distribution and gives high quality films as studied by Q.Y.Shao 
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et.al. The precursor used is also aluminum acetylacetonate which is non-toxic, amorphous and 
easy to handle in room temperatures [26]. 
RF magnetron sputtering gives high dielectric constant of 9. They were deposited by 
sputtering using Al as a metal target as studied by J.Kolodozey et.al [25]. The interfacial layer is 
very less compared to atomic plasma anodization and atomic layer deposition methods. The 
oxide trapped charge QOX is around 1011cm-2 as studied by J.Kolodozey et.al which is low and 
good for aluminum oxide based MOSFETs. The dielectric breakdown by this mechanism is 
around 4.5- 9 MV/cm. 
Ultra-high-vacuum-reactive-atomic-beam-deposition (UHVBE) is also a method to 
deposit aluminum oxide. This method does not form interfacial layer with substrate. Aluminum 
oxide is deposited in a molecular beam epitaxy chamber with effusion source for aluminum and 
rf discharge source for oxygen as studied by S.Guha et.al. The interface state density is around 
10-10eV-1cm-2 [28]. This method is good, but the cost of this equipment and maintenance costs are 
high. These methods are used by industries and foundries. 
Another method to deposit aluminum oxide is by atomic-layer-deposition (ALD). The 
dielectric constant from this method is around 9. Since this method is done at low temperatures, 
this method cannot be used for making precise applications. It is also difficult to pattern and etch 
because of damaging the device. Even though the film is deposited at low temperatures and 
increase in deposition time, the films are uniform as studied by M.J.Biercuk et.al. The gate 
dielectric materials are always amorphous because of smoothness of material and high break 
down fields. The breakdown fields are around 6 – 9 MV/cm [27]. 
Another method to deposit aluminum oxide is by atomic plasma anodization. The oxide 
film was formed by depositing aluminum on silicon substrate and anodizing the aluminum in 
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oxygen plasma as studied by A. Waxman et.al. The interfacial layer formation is less than 50Å 
which affects the gate oxide capacitance of MOSFET and decrease the dielectric constant of 
aluminum oxide to be around 7.6 [29]. Due to very low dielectric constant this method is not a 
good method to deposit aluminum oxide. 
The energy band diagram of Al2O3 with any metal gate is shown in Figure 3.2 [15]. 
 
















3.3 Tantalum oxide  
Tantalum oxide is another high-k dielectric material that can replace SiO2. The dielectric 
constant of Ta2O5 is around 25-35. Tantalum oxide has low leakage current of around 10-8A/cm2 
and has high break down strength of 7-9 MV/cm. Tantalum oxide is used in many semiconductor 
devices such as capacitor dielectric of DRAM, thin film transistor, lightly doped drain spacer and 
ion-sensitive field effect transistor (ISFET) [15]. The energy band gap of tantalum oxide is 4.2 
eV. The properties of the dielectric film are based on dielectric constant, oxide charge, interface 
charge, leakage current density and mostly breakdown strength. Tantalum oxide is compatible in 
the manufacturing of integrate circuits [35]. As tantalum oxide has high dielectric constant, the 
more charge we can store. So it is used in Giga bit DRAMs. 
3.3.1 Deposition techniques of Ta2O5     
The tantalum oxide can be deposited by different methods. Here also the dielectric 
constant varies with different deposition methods.  The best way of deposition is to have no 
interfacial layer and less interface trap charges. The quality of film deposited should be good, 
with low defects and uniform.  The methods of depositing tantalum oxide are chemical-vapor-
deposition (CVD), rf sputtering, reactive sputtering, metal-organic-chemical-vapor-deposition 
(MOCVD) and rf sputtering with hydrogen annealing [30-34]. The different deposition methods 





Table 4 Different deposition methods of Ta2O5 with their dielectric constants. 
 
Deposition methods Dielectric constant (k) 
CVD 25 
PECVD 27 
RF Sputtering 32-35 
Reactive Sputtering 25-30 
MOCVD 23 




Tantalum oxide can be deposited by chemical-vapor-deposition (CVD). This process 
after post deposition annealing with high temperature can reduce the leakage current of the film, 
but it will also affect electrical and physical properties of the film. The film may turn from 
amorphous to crystalline which would result in decrease in oxide thickness which would cause 
high leakage current. The dielectric constant by this method is around 25. When doing high 
temperature annealing using O2, the oxygen atoms may diffuse into Ta2O5 film and may also 
even react with the silicon substrate to form interfacial layer as studied by J.S.Lee et.al [30].  
As compared to CVD process metal-organic-chemical-vapor-deposition (MOCVD) is 
used to deposit tantalum oxide to prevent trap generation which results in degradation of films. 
The dielectric constant by this method is around 23. The substrates were post annealed in oxygen 
to reduce interface trap density and reduce the leakage current of the film. The low temperature 
annealing is usually done in MOCVD for Ta2O5 to prevent the film from crystallization. The 
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crystallization would result in decrease of dielectric thickness which may result in high leakage 
current. A layer of oxy nitride is formed as the interfacial layer. Electrons are trapped in this 
process for the dielectric film which can result in bond relaxation and bond breaking which may 
result in degradation of Ta2O5 layer as studied by M. Houssa et.al [31]. 
RF sputtering is also used to deposit tantalum oxide. This uses a tantalum target in an 
argon atmosphere and was oxidized at low temperature. The temperature is maintained at low 
because to prevent formation of tantalum silicides. The oxide charge is around 5*1011 cm-2 – 1012 
cm-2 because of interfacial layer SiO2 formation. The interfacial layer formation decreases the 
dielectric constant of tantalum oxide and decreases the gate oxide capacitance. The dielectric 
constant by this method is found to be around 32-35 as studied by E. Atanassova et.al [32]. 
Tantalum oxide could be deposited by reactive sputtering of tantalum target in a mixture 
of argon and oxygen gases. The film deposition form is crystalline using this method. The 
dielectric constant is around 37. Even though the dielectric constant is high, silicon dioxide is 
formed as interfacial layer. This interfacial layer forms because of the interfacial defects and 
dangling bonds on to the SiO2. The leakage current is around 10-7 A/cm2 by this method. The 
film is crystalline near the Si-Ta2O5 interface as studied by A. Paskaleva et.al [33]. 
The other method to deposit tantalum oxide is RF sputtering followed by an hydrogen 
anneal. The targets discussed are the same as discussed in RF sputtering. Hydrogen anneals 
decreases the fixed oxide charge. Even though this method gives a dielectric constant of 37, the 
interfacial layer formation of SiO2 cannot be minimized. The interfacial layer has less Ta-O 
bonds. The hydrogen annealing also helps in the improvement of properties of tantalum oxide. 
The leakage current is around 10-8 A/cm2. The disadvantage of this method is the double layer 
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structure formation of the dielectric film and interfacial layer which decreases the oxide 
capacitance as studied by D. Spassov et.al [34]. 
The gate electrode materials used in my study are aluminum, ruthenium and Ru-Ta 
alloys. The aluminum can be deposited by evaporation. The energy band diagram of tantalum 




Figure 3.3 Band diagram of Ta2O5 with any metal gate 
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3.4 Zirconium Oxide 
Another material which is of our interest is zirconium oxide which too can replace the 
existing silicon dioxide as gate oxide. This has dielectric constant of around 15-25. Zirconium 
oxide has band gap between 5.16 eV – 7.8 eV [15]. Zirconium oxide is more thermodynamically 
stable over silicon substrate and has breakdown strength of around 15-20 MV/cm. It has very 
good insulation to prevent high leakage currents and also the attractive characteristic of high-k 
materials for use of gate oxide. This also has smooth uniformity of thin film deposition which is 
required in manufacturing devices for stability and reliability. Zirconium oxide has low interface 
trapped density and low leakage current compared to other high-k dielectric materials discussed 
above.  
3.4.1 Deposition techniques of ZrO2
Zirconium oxide can be deposited by different methods and dielectric constants too vary 
with different methods. The deposited thin film should be amorphous rather than crystalline in 
nature. The film should have low leakage current and high oxide capacitance (COX). The 
deposition technique should provide film to be chemically, physically stable and be free of any 
interfacial layer between film and silicon substrate. Zirconium oxide can be deposited by high-
vacuum-electron-beam-evaporation (HVEBE), sputtering, atomic-layer-chemical-vapor-
deposition (ALD) and sputter deposition methods [35-38]. The deposition methods and their 




Table 5 Different deposition methods of ZrO2 with their dielectric constants. 
 
Deposition methods Dielectric constant 
(K) 
HVEBE 18-30 
Sputtering  18 
ALCVD 15-18 





  One of the best methods to deposit zirconium oxide is by high-vacuum-electron-beam-
evaporation (HVEBE). This method is done at room temperature using quadruple mass 
spectrometer in situ. ZrO2 is used as the target. This is also done at very low pressure to improve 
the mean free path and to be free of any impurities. By this method there is no interfacial layer 
formation between ZrO2 and substrate. Zirconium oxide is also stable on direct contact with 
silicon. The thin films deposited by this method are amorphous, which in fact is really good for 
low leakage current and better conformity. The dielectric film should not be crystalline because 
it may form non-uniform device electrical characteristics. This method of depositing ZrO2 is 
studied by Ninglin Zhang et.al [35]. 
Another method to deposit zirconium oxide is by atomic-layer-chemical-vapor-deposition 
(ALCVD). Zirconium t-butoxide and oxygen were used to deposit zirconium oxide on to Si 
substrate. This method is done at a low pressure and around 350 -450ºC. The precursors are 
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atomically controlled to form uniform deposition on to the substrate. The film deposited by this 
method is amorphous. This method forms an interfacial layer between ZrO2 and silicon substrate 
forming zirconium silicate. This interfacial layer decreases the over all dielectric constant and 
simultaneously gate oxide capacitance (COX). Aluminum as gate electrode is deposited by 
physical vapor deposition (PVD) over the zirconium oxide layer to form Al/ZrO2/Si based 
MOSFETs. The dielectric constant of ZrO2 is around 18. The MOSFETs made by this method 
have low leakage current and low interface state density around 2*1011 cm-2eV-1 as studied by 
J.P.Chang et.al [36]. 
Another method to reduce the diffusion of oxygen and other impurities during zirconium 
oxide deposition is by DC sputtering using zirconium target in argon ambient at low pressure and 
room temperature. Nitrogen doped ZrO2 has good thermal stability and chemical stability. Post 
deposition anneal (PDA) is done to oxidize and to make ZrO2 dense. This process uses nitrogen 
ambient with traces of oxygen. There is lot of oxide trapped charge (QOT) near the oxide-silicon 
interface. The increase in the charge is because of nitrided surface formation between silicon and 
zirconium oxide. The interfacial layer is also thick compared to other methods. This decreases 
the dielectric constant to around 20 and oxide capacitance of the high-k dielectric film as studied 
by R. Nieh et.al [37]. 
Zirconium oxide also can be deposited by sputtering zirconium target in a mixture of 
oxygen and argon at room temperature. Annealing is done on the substrates after deposition to 
reduce the leakage current. Aluminum can be deposited as the gate electrode by co sputtering 
using aluminum target. This method gives dielectric constant of zirconium oxide to be around 
18. This method gives lower electron affinity and barriers for electrons and holes. There is lot of 
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charge trapping in the oxide surface. The charge trapping by sputtering is studied by Yanjun Ma 
et.al [38].  
So the other method to deposit ZrO2 is by high vacuum electron beam evaporation.  
The energy band diagram of ZrO2 with any metal as gate is shown in Figure 3.4 [15]. 
 
 
Figure 3.4 Band diagram of ZrO2 with any metal gate 
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3.5 Study of gate metals 
Gate metal is the important part of a MOSFET by which the voltage applied induces the 
conducting channel for the MOS device. The metal work function also plays a major role for the 
threshold voltage to increase and decrease. The metal-semiconductor (ΦMS) work function is the 
difference between metal work function and semiconductor work function. The need for study of 
different metals and alloys is because poly-silicon which had been used as gate, cannot withstand 
very high temperatures during deposition of gate oxide and has good chance of reacting with the 
high-k dielectric material to form undesired interfacial layer. Poly-silicon has effect of 
intolerable parasitic capacitance and resistances beyond the scaling limit. The metals should be 
thermally stable during source to drain activation. We need to look for metals to improve this 
problem. The metals that are interested in the present work are aluminum, ruthenium and Pt-Ru 
alloys with work function 4.9eV and 5.2eV.  
3.5.1 Study of Aluminum metal 
Aluminum has been used widely for a long time as gate metal in MOSFETs because of 
its good conductivity. Aluminum can withstand high temperatures of deposition and has good 
interconnect reliability. Aluminum is also stable with most of the high-k oxides discussed above. 
The metal work function of aluminum used in the study is 4.2 eV. The deposition of aluminum 
can be achieved by simple method such as PVD.  
35 
3.5.2 Study of Ruthenium metal 
 Ruthenium can also be used as gate to improve the threshold voltage of MOSFETs as 
compared to using aluminum as gate metal. Ruthenium is one such metal whose work function 
lies in the mid-gap of the Figure 3.5 which shows the best work function of any gate metal to be 
used in MOSFETs. 
 
Figure 3.5 Work functions of possible metal gate applications  
The metal work function of ruthenium used in this study is 4.71 eV. The deposition of ruthenium 
can be done by MOCVD and PEALD. The best method to deposit ruthenium is by plasma-
enhanced-atomic-layer-deposition (PEALD). 
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3.5.3 Study of Pt-Ru alloy as gate metal 
A lot of research is going on to replace metals with alloys as gate in MOSFETs. Alloy of 
Pt-Ru can be used as gate metal. This study involves Pt-Ru alloy with two work functions 
• 4.9eV (the work function is near to ruthenium work function) 
• 5.2eV (the work function is near to platinum work function) 
The two work functions are chosen in such a way to find out which gives the best threshold 
voltage values for MOSFETs. 
 
37 
CHAPTER FOUR: RESULTS AND SIMULATIONS 
The investigation involved in this study was to determine the variations in threshold 
voltage for both PMOS and NMOS devices, an important factor in MOSFETs. The materials 
which are selected in this study are high-k dielectric materials. The dielectric constant selected is 
the average of different dielectric constants obtained by using different deposition methods. The 
dielectric constants studied are listed below in Table 6 for the corresponding dielectric materials. 
Table 6 Average dielectric constant of studied high-k materials 
 
Dielectric materials Dielectric constant (K) 
HfO2 (Hafnium oxide) 23 
Al2O3 (Aluminum oxide) 10 
Ta2O5 (Tantalum oxide) 25 
ZrO2 (Zirconium oxide) 18 
  
The best deposition method for deposition of gate oxide having no interfacial layer is chosen for 
calculations. The choice of gate metal is determined by the work function as well as the ability to 
decrease threshold voltage in NMOS and increase the threshold voltage in PMOS field effect 
transistors. The work function should be fairly high but not too high to be used as gate electrode. 
The gate metals studied include Aluminum, Ruthenium, and Pt-Ru alloy with estimated work 
function of 4.9eV and 5.2eV respectively. The simulations are done by MATHCAD software.  
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4.1 MOSFETS with aluminum as gate metal 
4.1.1 Al/HfO2 based MOSFET 
In the present work, the effect of interface trap charges, doping concentration, and oxide 
thickness on the VT were studied. Several variations of the above physical parameters were used 
to calculate the VT for NMOS and PMOS devices. In the first case, simulations were performed 
using aluminum as gate metal and hafnium oxide as gate oxide for PMOS and NMOS field effect 
transistors. Firstly the interface trap charge is kept at 5*1010 qC/cm2.The doping concentration 
(NA,ND) is varied from 5*1014 cm-3, 1015 cm-3, 5*1015 cm-3, 1016 cm-3, 5*1016 cm-3 and 1017 cm-3 
respectively. The oxide thickness (TOX) is varied from 50Å, 100Å, 200Å, 400Å, 600Å, 800Å and 
1000Å respectively. Next, the interface trap charge (QI) is varied from 1011 qC/cm2, 5*1011 
qC/cm2, 1012 qC/cm2, 5*1012 qC/cm2 and 1013 qC/cm2. The above VT calculations were repeated 
for all doping concentrations and oxide thicknesses. The threshold voltages vs. oxide thickness 
for various doping concentrations at constant interface trap charge (QI=5*1010 qC/cm2) are 
plotted. While the oxide thickness is varied for a range of values, the values of interest are in the 
category of thin, medium and thick oxides. For this thicknesses selected are 100Å, 400Å and 
800Å. The above process of simulation were repeated by changing the interface trap charge (QI) 
from 1011 qC/cm2 to 1013 qC/cm2 which are plotted in Fig 4.1, 4.2, 4.3 and 4.4 respectively. The 
simulated results show that threshold voltage for NMOS devices are in the range of -0.11V to 
0.59V with oxide thicknesses having 100Å, 400Å, 800Å for corresponding 1015cm-3, 1016cm-3, 
1017cm-3 doping concentrations. At 1013 qC/cm2 interface charge, the VT was found to be high (-
1.7V). At 800Å oxide thickness for PMOS devices at various doping concentrations for any 
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value of interface trap charges, the VT is found to be high (-7.739V). The increase in interface 




Plot showing HfO2 Thickness (TOX) vs. VT for various doping 
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Figure 4.1 Plot showing VT vs. HfO2 Thickness for various NA, ND at QI=5*1010 qC/cm2
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Plot showing HfO2 thickness (TOX) vs. VT for various 
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Figure 4.2 Plot showing VT vs. HfO2 Thickness for various NA, ND at QI=1011 qC/cm2
Plot showing HfO2 Thickness (TOX) vs. VT at 
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Figure 4.3 Plot showing VT vs. HfO2 Thickness for various NA, ND at QI=1012 qC/cm2
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Plot showing HfO2 Thickness (TOX) vs VT for various doping 
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Figure 4.4 Plot showing VT vs. HfO2 Thickness for various NA, ND at QI=1013 qC/cm2
For the Al/HfO2 system, the interface trap charge (QI) is kept constant at 5*1010 qC/cm2. 
Now by varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is 
calculated and plotted for various doping concentrations (NA, ND). The above process of 
simulation is repeated by varying the interface trap charges from 1011 qC/cm2 to 1013 qC/cm2 and 
are plotted in Fig 4.5, 4.6, 4.7 and 4.8 respectively. The oxide thickness with 800Å for PMOS 
devices shows threshold voltage very bad (-2.082V) for several interface charges. At doping 
concentration of 1017cm-3 with oxide thickness more than 800Å, the VT values were found to be 
too high (-7.783V and -5.632V) for both NMOS and PMOS devices having interface charges 
more than 1012 qC/cm2. The interesting thing was that, at QI=1012 qC/cm2 all oxide thicknesses 
have nearly same threshold voltage for NMOS devices.  
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Plot showing Doping Concentration (NA,ND) vs VT at various 
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Figure 4.5 Plot showing Doping Concentration vs. VT for various HfO2 thicknesses at QI=5*1010 
qC/cm2
Plot showing Doping Concentration (NA,ND) vs VT for various 

































Figure 4.6 Plot showing Doping Concentration vs. VT for various HfO2 thicknesses at QI=1011 
qC/cm2
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Plot showing Doping Concentration (NA,ND) vs VT for 
































Figure 4.7 Plot showing Doping Concentration vs. VT for various HfO2 thicknesses at QI=1012 
qC/cm2
Plot showing Doping Concentration (NA,ND) vs VT for 
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Figure 4.8 Plot showing Doping Concentration vs. VT for various HfO2 thicknesses at QI=1013 
qC/cm2
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For Al/HfO2 system, now the doping concentration (NA, ND) is held constant at 1015 cm-3. 
Now by varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is 
calculated and plotted against different values of interface trap charges (QI) Fig 4.9. The above 
process of simulation is repeated by changing the doping concentrations to 1016 cm-3 and 1017 
cm-3 are plotted in Fig 4.10 and 4.11 respectively. The threshold voltage values are too high (-
3.984V and -3.149V) for PMOS and NMOS devices having more than 400Å thickness at 
QI=1013 qC/cm2 and 1015 cm-3, 1016 cm-3 and 1017 cm-3 doping concentrations.  
Plot showing Interface Charge(QI) vs. VT for various HfO2 














































Figure 4.9 Plot showing VT vs. QI for various HfO2 thicknesses at NA, ND =1015 cm-3
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Plot showing Interface charge (QI) vs VT for various 















































Figure 4.10 Plot showing VT vs. QI for various HfO2 thicknesses at NA, ND =1016 cm-3
Plot showing Interface Charge (QI) vs VT for various 
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Figure 4.11 Plot showing VT vs. QI for various HfO2 thicknesses at NA, ND =1017 cm-3
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4.1.2 Al/Al2O3 based MOSFET 
In this case, the work focused on using aluminum as gate metal and aluminum oxide as 
gate oxide for PMOS and NMOS field effect transistors. Firstly, the interface trap charge is kept 
at 5*1010 qC/cm2. The doping concentration (NA,ND) is varied from 5*1014 cm-3, 1015 cm-3, 
5*1015 cm-3, 1016 cm-3, 5*1016 cm-3 and 1017 cm-3 respectively. The oxide thickness (TOX) is 
varied from 50Å, 100Å, 200Å, 400Å, 600Å, 800Å and 1000Å respectively. Next, the interface 
trap charge (QI) is varied from 1011 qC/cm2, 5*1011 qC/cm2, 1012 qC/cm2, 5*1012 qC/cm2 and 
1013 qC/cm2. The above VT calculations were repeated for all doping concentrations and oxide 
thicknesses. The threshold voltages vs. oxide thickness for various doping concentrations at 
constant interface trap charge (QI=5*1010 qC/cm2) are plotted. While the oxide thickness is 
varied for a range of values, the values which are of interest upon are in the category of thin, 
medium and thick oxides. For this, thicknesses selected are 100Å, 400Å and 800Å. The above 
process of simulations were repeated by changing the interface trap charge (QI) from 1011 
qC/cm2 to 1013 qC/cm2 which are plotted in Fig 4.12, 4.13, 4.14 and 4.15 respectively. The 
threshold voltage for NMOS devices is high (-1.527V) for oxide thickness more than 800Å at 
1017 cm-3 doping concentration having any interface charges (QI). VT is low for PMOS devices (-
0.737V) having oxide thickness less than 400Å at 1015cm-3, 1016cm-3 at 5*1010 qC/cm2 and 1011 
qC/cm2 interface charges respectively.  
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Plot showing VT vs Al2O3 thickness (TOX) for various 
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Figure 4.12 Plot showing VT vs. Al2O3 oxide thickness for various NA, ND at QI=5*1010 qC/cm2
Plot showing VT vs. Al2O3 thickness (TOX) for various 
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Plot showing VT vs. Al2O3 thickness (TOX) for 
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Figure 4.14 Plot showing VT vs. Al2O3 oxide thickness for various NA, ND at QI=1012 qC/cm2
Plot showing VT vs Al2O3 Thickness (TOX) for various 
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Figure 4.15 Plot showing VT vs. Al2O3 oxide thickness for various NA, ND at QI=1013 qC/cm2
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For the Al/Al2O3 system, the interface trap charge (QI) is kept constant at 5*1010 qC/cm2. 
Now by varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is 
calculated and plotted against doping concentrations (NA, ND). The above process of simulation 
is repeated by changing the interface trap charges from 1011 qC/cm2 to 1013 qC/cm2 which are 
plotted in Fig 4.16, 4.17, 4.18 and 4.19 respectively. The threshold voltage for PMOS devices is 
good (-0.786V) with oxide thickness 400Å for doping concentration less than 1016 cm-3 at 5*1010 
qC/cm2 and 1011 qC/cm2 interface charges respectively. VT values are in the range of -0.086V to 
-1.064V for NMOS devices for all oxide thicknesses studied with doping concentrations 1015 cm-
3 and 1016 cm-3.  
Plot showing VT vs Doping Concentration (NA,ND) 
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Plot showing VT vs Doping Concentration (NA,ND) for 
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Figure 4.17 Plot showing Doping Concentration vs. VT for various Al2O3 thickness at QI=1011 
qC/cm2
Plot showing VT vs Doping Concentration (NA,ND) for 
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Figure 4.18 Plot showing Doping Concentration vs. VT for various Al2O3 thickness at QI=1012 
qC/cm2
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Plot showing VT vs Doping Concentration (NA,ND) for 
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Figure 4.19 Plot showing Doping Concentration vs. VT for various Al2O3 thickness at QI=1013 
qC/cm2
For the Al/Al2O3 system, now the doping concentration (NA, ND) is held constant at 1015 
cm-3. Now by varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is 
calculated and plotted against different values of interface trap charges (QI) Fig 4.20. The above 
process of simulation is repeated by changing the doping concentrations from 1016 cm-3 and 1017 
cm-3 are plotted in Fig 4.21 and 4.22 respectively. The threshold voltage is good for PMOS (-
0.885V) at doping concentration of 1015 cm-3 for all oxide thicknesses at interface charge 5*1010 
qC/cm2. The VT is good for NMOS (0.987V) for all oxide thicknesses at various interface 
charges. At 1013 qC/cm2 the threshold voltage is too high (-1.94V).  
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Plot showing VT vs. Interface Charge (QI) for various 
















































Figure 4.20 Plot showing VT vs. QI for various Al2O3 thicknesses at NA, ND=1015 cm-3
Plot showing VT vs Interface Charge (QI) for 
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Figure 4.21 Plot showing VT vs. QI for various Al2O3 thicknesses at NA, ND=1016 cm-3
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Plot showing VT vs Interface Charge (QI) for 












































Figure 4.22 Plot showing VT vs. QI for various Al2O3 thicknesses at NA, ND=1017 cm-3
4.1.3 Al/Ta2O5 based MOSFET 
In this case, the work focused on using aluminum as gate metal and tantalum oxide as 
gate oxide for PMOS and NMOS field effect transistors. Firstly, the interface trap charge is kept 
at 5*1010 qC/cm2.The doping concentration (NA,ND) is varied from 5*1014 cm-3, 1015 cm-3, 
5*1015 cm-3, 1016 cm-3, 5*1016 cm-3 and 1017 cm-3 respectively. The oxide thickness (TOX) is 
varied from 50Å, 100Å, 200Å, 400Å, 600Å, 800Å and 1000Å respectively. Next the interface 
trap charge (QI) is varied from 1011 qC/cm2, 5*1011 qC/cm2, 1012 qC/cm2, 5*1012 qC/cm2 and 
1013 qC/cm2. The above VT calculations were repeated for all doping concentrations and oxide 
thicknesses. The threshold voltages vs. oxide thickness for various doping concentrations at 
constant interface trap charge (QI=5*1010 qC/cm2) are plotted. While the oxide thickness is 
varied for a range of values, the values which are of interest are in the category of thin, medium 
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and thick oxides. For this, thicknesses selected are 100Å, 400Å and 800Å. The above process of 
simulations were repeated by changing the interface trap charge (QI) from 1011 qC/cm2 to 1013 
qC/cm2 which are plotted in Fig 4.23, 4.24, 4.25 and 4.26 respectively. The simulated results 
show that threshold voltage for NMOS devices are in the range of -0.06V to 0.573V having 
various oxide thicknesses at various doping concentrations with different interface trap charges.  
At 1013 qC/cm2 the threshold voltage is too high (-5.181V). The threshold voltage of PMOS is 
optimum (-0.95V) only for 100Å, 400Å, 800Å thickness with substrate doping concentration of 
1015cm-3, 1016cm-3 at 5*1010 qC/cm2 and 1011 qC/cm2 interface charges.  
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Figure 4.23 Plot showing VT vs. Ta2O5 thickness for various NA, ND at QI=5*1010 qC/cm2
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Plot showing Ta2O5 Thickness (TOX) vs. VT for 
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Figure 4.24 Plot showing VT vs. Ta2O5 thickness for various NA, ND at QI=1011 qC/cm2 
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Figure 4.25 Plot showing VT vs. Ta2O5 thickness for various NA, ND at QI=1012 qC/cm2
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Plot showing Ta2O5 Thickness (TOX) vs. VT for 
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Figure 4.26 Plot showing VT vs. Ta2O5 thickness for various NA, ND at QI=1013 qC/cm2
For the same Al/Ta2O5 system, the interface trap charge (QI) is kept constant at 5*1010 
qC/cm2. Now by varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage 
is calculated and plotted against doping concentrations (NA, ND). The above processes of 
simulation is repeated by changing the interface trap charges from 1011 qC/cm2 to 1013 qC/cm2 
and are plotted in Fig 4.27, 4.28, 4.29 and 4.30 respectively. The threshold voltage for PMOS 
devices is good (-0.863V) with oxide thickness 400Å for doping concentration less than 1016 cm-
3 at 5*1010 qC/cm2 and 1011 qC/cm2 interface charges respectively. VT is low (-1.005V) for 
NMOS devices at various oxide thicknesses at different interface charges and doping 
concentrations except at 1013 qC/cm2 and 1017 cm-3 respectively.  
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Plot showing VT vs.Doping Concentration (NA,ND) 
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Figure 4.27 Plot showing Doping Concentration vs. VT for various Ta2O5 thicknesses at 
QI=5*1010 qC/cm2
Plot showing VT vs. Doping Concentration (NA,ND) 
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Figure 4.28 Plot showing Doping Concentration vs. VT for various Ta2O5 thicknesses at QI=1011 
qC/cm2
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Plot showing VT vs Doping Concentration (NA,ND) for 
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Figure 4.29 Plot showing Doping Concentration vs. VT for various Ta2O5 thicknesses at QI=1012 
qC/cm2
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Figure 4.30 Plot showing Doping Concentration vs. VT for various Ta2O5 thicknesses at QI=1013 
qC/cm2
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For the Al/Ta2O5 system, now the doping concentration (NA, ND) is held constant at 1015 
cm-3. Now by varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is 
calculated and plotted against different values of interface trap charges (QI) Fig 4.31. The above 
process of simulation is repeated by changing the doping concentrations from 1016 cm-3 and 1017 
cm-3 are plotted in Fig 4.32 and 4.33 respectively. The threshold voltage is low for PMOS (-
0.97V) and NMOS (0.573V) devices at doping concentrations 1015 cm-3 and 1016 cm-3 for all 
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Figure 4.31 Plot showing VT vs. QI for various Ta2O5 thicknesses at NA, ND=1015 cm-3
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Plot showing VT vs. Interface Charge (QI) for various 
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Figure 4.32 Plot showing VT vs. QI for various Ta2O5 thicknesses at NA, ND=1016 cm-3
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Figure 4.33 Plot showing VT vs. QI for various Ta2O5 thicknesses at NA, ND=1017 cm-3
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4.1.4 Al/ZrO2 based MOSFET 
In this case, the work focused on using aluminum as gate metal and zirconium oxide as 
gate oxide for PMOS and NMOS field effect transistors. Firstly the interface trap charge is kept 
at 5*1010 qC/cm2. The doping concentration (NA,ND) is varied from 5*1014 cm-3, 1015 cm-3, 
5*1015 cm-3, 1016 cm-3, 5*1016 cm-3 and 1017 cm-3 respectively. The oxide thickness (TOX) is 
varied from 50Å, 100Å, 200Å, 400Å, 600Å, 800Å and 1000Å respectively. The interface trap 
charge (QI) is varied from 1011 qC/cm2, 5*1011 qC/cm2, 1012 qC/cm2, 5*1012 qC/cm2 and 1013 
qC/cm2 respectively. The above VT calculations were repeated for all doping concentrations and 
oxide thicknesses. The threshold voltages vs. oxide thickness for various doping concentrations 
at constant interface trap charge (QI=5*1010 qC/cm2) are plotted. While the oxide thickness is 
varied for a range of values, the values of interest are in the category of thin, medium and thick 
oxides. For this thicknesses selected are 100Å, 400Å and 800Å. The above process of 
simulations were repeated by changing the interface trap charge (QI) from 1011 qC/cm2 to 1013 
qC/cm2 which are plotted in Fig 4.34, 4.35, 4.36 and 4.37 respectively. The simulated results 
show that threshold voltage for PMOS is low (-0.888V) for oxide thicknesses less than 400Å at 
doping concentrations 1015 cm-3 and 1016cm-3 having interface charges 5*1010 qC/cm2 and 1011 
qC/cm2 respectively. The VT for NMOS devices are in the range of -0.13V to 0.432V for various 
doping concentrations studied at different interface charges for all oxide thicknesses. At interface 
charge of 1013 qC/cm2 the value of VT for NMOS devices is too high (-7.198V).  
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Plot showing ZrO2 Thickness (TOX) vs. VT for 
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Figure 4.34 Plot showing VT vs. ZrO2 thickness for various NA, ND at QI=5*1010 qC/cm2 
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Figure 4.35 Plot showing VT vs. ZrO2 thickness for various NA, ND at QI=1011 qC/cm2
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Plot showing ZrO2 Thickness (TOX) vs VT for 
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Figure 4.36 Plot showing VT vs. ZrO2 thickness for various NA, ND at QI=1012 qC/cm2 
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Figure 4.37 Plot showing VT vs. ZrO2 thickness for various NA, ND at QI=1013 qC/cm2
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For the Al/ZrO2 system, the interface trap charge (QI) is kept constant at 5*1010 qC/cm2. 
Now by varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is 
calculated and plotted for various doping concentrations (NA, ND). The above process of 
simulation is repeated by varying the interface trap charges from 1011 qC/cm2 to 1013 qC/cm2 and 
is plotted in Fig 4.38, 4.39, 4.40 and 4.41 respectively. The simulated results show that threshold 
voltage for PMOS devices are low in the range of -0.701V to -1.069V for oxide thicknesses of 
less than 400Å and interface trap charges of 5*1010 qC/cm2 and 1011 qC/cm2. Similarly for 
NMOS devices VT is low in the range of -0.109V to 0.38V for oxide thicknesses of less than 
400Å and interface trap charges except 1013 qC/cm2. At interface charge of 1013 qC/cm2 
threshold voltage is too high (-7.198V).  
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Figure 4.38 Plot showing Doping Concentration vs. VT for various ZrO2 thicknesses at 
QI=5*1010 qC/cm2
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Plot showing Doping Concentration (NA,ND) vs VT for 
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Figure 4.39 Plot showing Doping Concentration vs. VT for various ZrO2 thicknesses at QI=1011 
qC/cm2
Plot showing Doping Concentration (NA,ND) vs VT 
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Figure 4.40 Plot showing Doping Concentration vs. VT for various ZrO2 thicknesses at QI=1012 
qC/cm2
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Plot showing Doping Concentration (NA,ND) vs VT 
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Figure 4.41 Plot showing Doping Concentration vs. VT for various ZrO2 thicknesses at QI=1013 
qC/cm2
For the Al/ZrO2 system, now the doping concentration (NA, ND) is held constant at 1015 
cm-3. Now by varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is 
calculated and plotted against different values of interface trap charges (QI) Fig 4.42. The above 
process of simulation is repeated by changing the doping concentrations from 1016 cm-3 to 1017 
cm-3 are plotted in Fig 4.43 and 4.44 respectively. Threshold voltage values are low (-0.742V) 
for doping concentrations of 1015 cm-3 and 1016 cm-3 for all oxide thicknesses for PMOS devices. 
The VT values are low in the range of -0.098V to 0.432V for doping concentrations of 1015 cm-3, 
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Figure 4.42 Plot showing VT vs. QI for various ZrO2 thicknesses at NA, ND=1015 cm-3
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Figure 4.43 Plot showing VT vs. QI for various ZrO2 thicknesses at NA, ND=1016 cm-3
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Plot showing Interface Charge (QI) vs VT for 
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Figure 4.44 Plot showing VT vs. QI for various ZrO2 thicknesses at NA, ND=1017 cm-3
4.2 MOSFETS with ruthenium as gate metal 
The need to improve threshold voltage for PMOS and NMOS devices has lead to study 
Ruthenium as gate metal in substitution for usage of aluminum. The metal work function of 
ruthenium is 4.71eV. The study involved hafnium oxide and aluminum oxide based MOSFETs 
with ruthenium as gate metal.   
4.2.1 Ru/HfO2 based MOSFET 
In the present work, the effect of interface trap charges, doping concentration, and oxide 
thickness on the VT were studied. Several variations of the above physical parameters were used 
to calculate the VT for NMOS and PMOS devices. In the first case, simulations were performed 
using ruthenium as gate metal and hafnium oxide as gate oxide for PMOS and NMOS field 
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effect transistors. Firstly the interface trap charge is kept at 5*1010 qC/cm2. The doping 
concentration (NA,ND) is varied from 5*1014 cm-3, 1015 cm-3, 5*1015 cm-3, 1016 cm-3, 5*1016 cm-3 
and 1017 cm-3 respectively. The oxide thickness (TOX) is varied from 50Å, 100Å, 200Å, 400Å, 
600Å, 800Å and 1000Å respectively. Next, the interface trap charge (QI) is varied from 1011 
qC/cm2, 5*1011 qC/cm2, 1012 qC/cm2, 5*1012 qC/cm2 and 1013 qC/cm2 respectively. The above 
VT calculations were repeated for all doping concentrations and oxide thicknesses. The threshold 
voltages vs. oxide thickness for various doping concentrations at constant interface trap charge 
(QI=5*1010 qC/cm2) are plotted. While the oxide thickness is varied for a range of values, the 
values of interest are in the category of thin, medium and thick oxides. For this thicknesses 
selected are 100Å, 400Å and 800Å. The above process of simulations were repeated by changing 
the interface trap density (QI) from 1011 qC/cm2 to 1013 qC/cm2 which are plotted in Fig 4.45, 
4.46, 4.47 and 4.48 respectively. The simulated results show that threshold voltage is low for 
both PMOS (-0.168V to -0.934V) and NMOS (0.38V to 0.535V) for various doping 
concentrations at different interface charges. At interface charge of 1013 qC/cm2 threshold 
voltage is too high (-7.229V and -5.122V) for PMOS and NMOS devices.  
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Plot showing VT vs HfO2 thickness for various 









0 200 400 600 800 1000
























Figure 4.45 Plot showing VT vs. HfO2 thickness for various NA, ND at QI=5*1010 qC/cm2 with 
Ruthenium as gate metal 
Plot showing VT vs HfO2 thickness for various 
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Figure 4.46 Plot showing VT vs. HfO2 thickness for various NA, ND at QI=1011 qC/cm2 with 
Ruthenium as gate metal 
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Plot showing VT vs HfO2 thickness for various 
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Figure 4.47 Plot showing VT vs. HfO2 thickness for various NA, ND at QI=1012 qC/cm2 with 
Ruthenium as gate metal 
Plot showing VT vs HfO2 thickness for various 
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Figure 4.48 Plot showing VT vs. HfO2 thickness for various NA, ND at QI=1013 qC/cm2 with 
Ruthenium as gate metal 
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For the Ru/HfO2 system, the interface trap charge (QI) is kept constant at 5*1010 qC/cm2. 
Now by varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is 
calculated and plotted against doping concentrations (NA, ND). The above process of simulation 
is repeated by varying the interface trap charges from 1011 qC/cm2 to 1013 qC/cm2 and is plotted 
in Fig 4.49, 4.50, 4.51 and 4.52 respectively. The oxide thicknesses 100Å, 400Å, 800Å at all 
interface charges except at 1013 qC/cm2 gives low threshold voltage for both NMOS and PMOS 
devices.  
Plot showing Doping Concentration vs. VT for 
various HfO2 thickness at QI=5*1010 qC/cm2 using 
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Figure 4.49 Plot showing Doping Concentration vs. VT for various HfO2 thickness at QI=5*1010 
qC/cm2 with Ruthenium as gate metal 
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Plot showing Doping Concentration vs. VT for 
various HfO2 thickness at QI=1011 qC/cm2 using 
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Figure 4.50 Plot showing Doping Concentration vs. VT for various HfO2 thickness at QI=1011 
qC/cm2 with Ruthenium as gate metal 
Plot showing Doping Concentration vs. VT for 
various HfO2 thickness at QI=1012 qC/cm2 using 
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Figure 4.51 Plot showing Doping Concentration vs. VT for various HfO2 thickness at QI=1012 
qC/cm2 with Ruthenium as gate metal 
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Plot showing Doping Concentration vs. VT for 
various HfO2 thickness at QI=1013 qC/cm2 using 
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Figure 4.52 Plot showing Doping Concentration vs. VT for various HfO2 thickness at QI=1013 
qC/cm2 with Ruthenium as gate metal 
 For the Ru/HfO2 system, the doping concentration (NA, ND) is held constant at 1015 cm-3. 
Now by varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is 
calculated and plotted against different values of interface trap charges (QI) Fig 4.53. The above 
process of simulation is repeated by changing the doping concentrations from 1016 cm-3 to 1017 
cm-3 are plotted in Fig 4.54 and 4.55 respectively. The threshold voltage is low for doping 
concentrations of 1015 cm-3, 1016 cm-3, 1017 cm-3 and oxide thicknesses 100Å, 400Å, 800Å for 
PMOS and NMOS devices.  
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Plot showing VT vs QI for various HfO2 thickness at 















































Figure 4.53 Plot showing VT vs. QI for various HfO2 thickness at NA, ND=1015 cm-3 with 
Ruthenium as gate metal 
Plot showing VT vs QI for various HfO2 thickness 















































Figure 4.54 Plot showing VT vs. QI for various HfO2 thickness at NA, ND=1016 cm-3 with 
Ruthenium as gate metal 
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Plot showing VT vs QI for various HfO2 thickness 















































Figure 4.55 Plot showing VT vs. QI for various HfO2 thickness at NA, ND=1017 cm-3 with 
Ruthenium as gate metal 
4.2.2 Ru/Al2O3 based MOSFET 
In the first case, the work focused on using ruthenium as gate metal and aluminum oxide 
as gate oxide for PMOS and NMOS field effect transistors. Firstly the interface trap charge is 
kept at 5*1010 qC/cm2. The doping concentration (NA,ND) is varied from 5*1014 cm-3, 1015 cm-3, 
5*1015 cm-3, 1016 cm-3, 5*1016 cm-3 and 1017 cm-3 respectively. The oxide thickness (TOX) is 
varied from 50Å, 100Å, 200Å, 400Å, 600Å, 800Å and 1000Å respectively. Next, the interface 
trap charge (QI) is varied from 1011 qC/cm2, 5*1011 qC/cm2, 1012 qC/cm2, 5*1012 qC/cm2 and 
1013 qC/cm2. The above VT calculations were repeated for all doping concentrations and oxide 
thicknesses. The threshold voltages vs. oxide thickness for various doping concentrations at 
constant interface trap charge (QI=5*1010 qC/cm2) are plotted. While the oxide thickness is 
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varied for a range of values, the values of interest are in the category of thin, medium and thick 
oxides. For this thicknesses selected are 100Å, 400Å and 800Å. The above process of simulation 
were repeated by changing the interface trap charge (QI) from 1011 qC/cm2 to 1013 qC/cm2 which 
are plotted in Fig 4.56, 4.57, 4.58 and 4.59 respectively. The threshold voltage becomes very low 
for ruthenium as gate metal compared to using aluminum as gate metal for aluminum oxide 
based MOS device. The VT was found to be low (-0.202V and -0.312V) for PMOS devices for 
various doping concentrations of 1015 cm-3, 1016 cm-3 for various oxide thicknesses with interface 
charge 5*1010 qC/cm2 and 1011 qC/cm2. For NMOS devices the VT is low (-0.923V to 0.549V) 
for various doping concentrations having 5*1010 qC/cm2, 1011 qC/cm2 and 1012 qC/cm2 interface 
charges. At 1017 cm-3 doping concentration with interface charges 5*1010 qC/cm2 and 1011 
qC/cm2 having oxide thicknesses 400Å and 800Å the VT was found to be very high (1.933V).  
Plot showing VT vs. Al2O3 thickness for various 
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Figure 4.56 Plot showing VT vs. Al2O3 thickness for various NA, ND at QI=5*1010 qC/cm2 with 
Ruthenium as gate metal 
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Plot showing VT vs Al2O3 thickness for various 
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Figure 4.57 Plot showing VT vs. Al2O3 thickness for various NA, ND at QI=1011 qC/cm2 with 
Ruthenium as gate metal 
Plot showing VT vs Al2O3 thickness for various 
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Figure 4.58 Plot showing VT vs. Al2O3 thickness for various NA, ND at QI=1012 qC/cm2 with 
Ruthenium as gate metal 
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Plot showing VT vs Al2O3 thickness for various 
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Figure 4.59 Plot showing VT vs. Al2O3 thickness for various NA, ND at QI=1013 qC/cm2 with 
Ruthenium as gate metal 
 For the Ru/Al2O3 system, the interface trap charge (QI) is kept constant at 5*1010 qC/cm2. 
Now by varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is 
calculated and plotted for various doping concentrations (NA, ND). The above process of 
simulation is repeated by changing the interface trap charges from 1011 qC/cm2 to 1013 qC/cm2 
and are plotted in Fig 4.60, 4.61, 4.62 and 4.63 respectively. VT values were found to be low (-
0.202V and 0.404V) for PMOS and NMOS devices having oxide thicknesses 100Å, 400Å, 800Å 
and interface trap charges of 5*1010 qC/cm2 and 1011 qC/cm2.  
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Plot showing Doping Concentration vs VT for 
various Al2O3 thickness at QI=5*1010 qC/cm2 using 
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Figure 4.60 Plot showing Doping Concentration vs. VT for various Al2O3 thickness at QI=5*1010 
qC/cm2 with Ruthenium as gate metal 
Plot showing Doping Concentration vs VT for 
various Al2O3 thickness at QI=1011 qC/cm2 using 
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Figure 4.61 Plot showing Doping Concentration vs. VT for various Al2O3 thickness at QI=1011 
qC/cm2 with Ruthenium as gate metal 
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Plot showing Doping Concentration vs VT for 
various Al2O3 thickness at QI=1012 qC/cm2 using 
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Figure 4.62 Plot showing Doping Concentration vs. VT for various Al2O3 thickness at QI=1012 
qC/cm2 with Ruthenium as gate metal 
Plot showing Doping Concentration vs VT for 
various Al2O3 thickness at QI=1013 qC/cm2 using 
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Figure 4.63 Plot showing Doping Concentration vs. VT for various Al2O3 thickness at QI=1013 
qC/cm2 with Ruthenium as gate metal 
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For the Ru/Al2O3 system, the doping concentration (NA, ND) is held constant at 1015 cm-3. 
Now by varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is 
calculated and plotted against different values of interface trap charges (QI) Fig 4.64. The above 
process of simulation is repeated by changing the doping concentrations from 1016 cm-3 to 1017 
cm-3 are plotted in Fig 4.65 and 4.66 respectively. The threshold voltage values are found to be 
low (-0.405V and 0.552V) for PMOS and NMOS having doping concentration of 1015 cm-3, 1016 
cm-3, 1017 cm-3 for interface charges 5*1010 qC/cm2 and 1011 qC/cm2 for oxide thicknesses 100Å 
and 400Å.  
Plot showing VT vs QI for various Al2O3 thickness 

















































Figure 4.64 Plot showing VT vs. QI for various Al2O3 thickness at NA, ND=1015 cm-3 with 
Ruthenium as gate metal 
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Plot showing VT vs QI for various Al2O3 thickness 



















































Figure 4.65 Plot showing VT vs. QI for various Al2O3 thickness at NA, ND=1016 cm-3 with 
Ruthenium as gate metal 
Plot showing VT vs QI for various Al2O3 thickness 
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Figure 4.66 Plot showing VT vs. QI for various Al2O3 thickness at NA, ND=1017 cm-3 with 
Ruthenium as gate metal 
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4.3 MOSFETS with Pt-Ru alloy (4.9eV) as gate 
Lot of research is going on alloys to replace existing metals as gate. The Pt-Ru alloy 
work function is chosen to be 4.9eV which is in between the work function of platinum and 
ruthenium metals.  
4.3.1 Pt-Ru alloy (4.9eV)/HfO2 based MOSFET 
In the present work, the effect of interface trap charges, doping concentration, and oxide 
thickness on the VT were studied. Several variations of the above physical parameters were used 
to calculate the VT for NMOS and PMOS devices. In the first case, simulations were performed 
using platinum-ruthenium alloy with work function of 4.9eV as gate and hafnium oxide as gate 
oxide for PMOS and NMOS field effect transistors. Firstly, the interface trap charge is kept at 
5*1010 qC/cm2. The doping concentration (NA,ND) is varied from 5*1014 cm-3, 1015 cm-3, 5*1015 
cm-3, 1016 cm-3, 5*1016 cm-3 and 1017 cm-3 respectively. The oxide thickness (TOX) is varied from 
50Å, 100Å, 200Å, 400Å, 600Å, 800Å and 1000Å respectively. The interface trap charge (QI) is 
varied from 1011 qC/cm2, 5*1011 qC/cm2 and 1012 qC/cm2 respectively. The interface charge 1013 
qC/cm2 was not chosen because the simulations using ruthenium and aluminum showed 
threshold voltages to be high for those devices. The above VT calculations were repeated for all 
doping concentrations and oxide thicknesses. The threshold voltages vs. oxide thickness for 
various doping concentrations at constant interface trap charge (QI=5*1010 qC/cm2) are plotted. 
While the oxide thickness is varied for a range of values, the values of interest are in the category 
of thin, medium and thick oxides. For this oxide thicknesses selected are 100Å, 400Å and 800Å. 
The above process of simulations were repeated by changing the interface trap charge (QI) from 
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1011 qC/cm2 to 1013 qC/cm2 which are plotted in Fig 4.67, 4.68 and 4.69 respectively. The 
simulated results show that threshold voltages are low (0.61V and -0.267V) for both NMOS and 
PMOS devices for oxide thickness 100Å, 400Å, 800Å at interface charges 5*1010 qC/cm2 and 
1011 qC/cm2.  
Plot showing VT vs HfO2 thickness for various 
NA,ND at QI=5*1010 qC/cm2 using Pt-Ru alloy as 
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Figure 4.67 Plot showing VT vs. HfO2 thickness for various NA, ND at QI=5*1010 qC/cm2 using 
Pt-Ru alloy with work function 4.9eV as gate 
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Plot showing VT vs HfO2 thickness for various 
NA,ND at QI=1011 q C/cm2 using Pt-Ru alloy as GATE 
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Figure 4.68 Plot showing VT vs. HfO2 thickness for various NA, ND at QI=1011 qC/cm2 using Pt-
Ru alloy with work function 4.9eV as gate 
Plot showing VT vs HfO2 thickness for various NA,ND 
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Figure 4.69 Plot showing VT vs. HfO2 thickness for various NA, ND at QI=1012 qC/cm2 using Pt-
Ru alloy with work function 4.9eV as gate 
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For the Pt-Ru (4.9eV)/HfO2 system, the interface trap charge (QI) is kept constant at 
5*1010 qC/cm2. Now by varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold 
voltage is calculated and plotted for various doping concentrations (NA, ND). The above process 
of simulation is repeated by changing the interface trap charges from 5*1010 qC/cm2 to 1012 
qC/cm2 are plotted in Fig 4.70, 4.71 and 4.72 respectively. The simulations show threshold 
voltages to be low (-0.073V and 0.59V) for PMOS and NMOS devices for oxide thicknesses 
100Å, 400Å, 800Å at interface charges 5*1010 qC/cm2 and 1011 qC/cm2. At interface trap charge 
of 1012 qC/cm2 the threshold voltage is too high. 
Plot showing Doping Concentration vs VT for various 
HfO2 thickness at QI=5*1010 qC/cm2 using Pt-Ru alloy 
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Figure 4.70 Plot showing Doping Concentration vs. VT for various HfO2 thickness at QI=5*1010 
qC/cm2 using Pt-Ru alloy with work function 4.9eV 
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Plot showing Doping Concentration vs VT for 
various HfO2 thickness at QI=1011 qC/cm2 using Pt-







1.00E+15 1.00E+16 1.00E+17 1.00E+18























Figure 4.71 Plot showing Doping Concentration vs. VT for various HfO2 thickness at QI=1011 
qC/cm2 using Pt-Ru alloy with work function 4.9eV 
Plot showing Doping Concentration vs VT for 
various HfO2 thickness at QI=1012 qC/cm2 using Pt-







1.00E+15 1.00E+16 1.00E+17 1.00E+18























Figure 4.72 Plot showing Doping Concentration vs. VT for various HfO2 thickness at QI=1012 
qC/cm2 using Pt-Ru alloy with work function 4.9eV 
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For the Pt-Ru (4.9eV)/HfO2 system, the doping concentration (NA, ND) is held constant at 
1015 cm-3. Now by varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold 
voltage is calculated and plotted against different values of interface trap charges (QI) Fig 4.73. 
The above process of simulation is repeated by changing the doping concentrations from 1016 
cm-3 to 1017 cm-3 which are plotted in Fig 4.74 and 4.75 respectively. The doping concentrations 
1015 cm-3, 1016 cm-3 and 1017 cm-3 gives low threshold voltages for various oxide thicknesses 
except at interface charge of 1017 cm-3 for oxide thickness 800Å is very high. 
Plot showing VT vs QI for various HfO2 thickness at 
















































Figure 4.73 Plot showing VT vs. QI for various HfO2 thickness at NA, ND =1015cm-3 using Pt-Ru 
alloy with work function 4.9eV 
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Plot showing VT vs QI for various HfO2 thickness at 














































Figure 4.74 Plot showing VT vs. QI for various HfO2 thickness at NA, ND =1016 cm-3 using Pt-Ru 
alloy with work function 4.9eV 
Plot showing VT vs QI for various HfO2 thickness at 

















































Figure 4.75 Plot showing VT vs. QI for various HfO2 thickness at NA, ND =1017 cm-3 using Pt-Ru 
alloy with work function 4.9eV 
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4.3.2 Pt-Ru alloy (4.9eV)/Al2O3 based MOSFET 
In the first case, the work focuses on using platinum-ruthenium alloy with work function 
of 4.9eV as gate and aluminum oxide as gate oxide for PMOS and NMOS field effect transistors. 
The interface trap charge is chosen to be 5*1010 qC/cm2 and kept constant for calculating 
threshold voltage. The doping concentration (NA,ND) is varied from 5*1014 cm-3, 1015 cm-3, 
5*1015 cm-3, 1016 cm-3, 5*1016 cm-3 and 1017 cm-3 respectively. The oxide thickness (TOX) is 
varied from 50Å, 100Å, 200Å, 400Å, 600Å, 800Å and 1000Å respectively. The interface trap 
charge (QI) is varied from 5*1010 qC/cm2, 1011 qC/cm2, 5*1011 qC/cm2 and 1012 qC/cm2 
respectively. The interface charge 1013 qC/cm2 was not chosen because the simulations using 
ruthenium and aluminum showed threshold voltages to be bad for those devices. Threshold 
voltages for different doping concentrations, at constant interface trap charge are calculated. The 
threshold voltages vs. oxide thickness for different doping concentrations at constant interface 
trap charge (QI=5*1010 qC/cm2) are plotted. While the oxide thickness is varied for a range of 
values, the values which we are interested upon are high-k dielectric materials having thin, 
medium and thick gate oxides. The oxide thicknesses which we have selected to study are 100Å, 
400Å and 800Å. The above process of simulation is repeated by changing the interface trap 
charge (QI) from 1011 qC/cm2 to 1013 qC/cm2 are plotted in Fig 4.76, 4.77 and 4.78 respectively. 
The interface charge 5*1010 qC/cm2 and 1011 qC/cm2 at 1015 cm-3 and 1016 cm-3 is good for 
PMOS devices. For NMOS devices interface charge 1012 qC/cm2 at various doping 
concentrations gives good threshold values. The variation of threshold voltage is studied and the 
doping concentration and interface trap charge best suitable for fabricating a Pt-Ru alloy (4.9eV) 
/aluminum oxide based MOS device is selected. 
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Plot showing VT vs Al2O3 thickness for various NA,ND 
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Figure 4.76 Plot showing VT vs. Al2O3 thickness for various NA, ND at QI=5*1010 qC/cm2 using 
Pt-Ru alloy with work function 4.9eV 
Plot showing VT vs Al2O3 thickness for various 
NA,ND at QI=1011 qC/cm2 using Pt-Ru alloy as GATE 
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Figure 4.77 Plot showing VT vs. Al2O3 thickness for various NA, ND at QI=1011 qC/cm2 using Pt-
Ru alloy with work function 4.9eV 
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Plot showing VT vs Al2O3 thickness for various 
NA,ND at QI=1012 qC/cm2 using Pt-Ru alloy as GATE 
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Figure 4.78 Plot showing VT vs. Al2O3 thickness for various NA, ND at QI=1012 qC/cm2 using Pt-
Ru alloy with work function 4.9eV 
For the same gate platinum-ruthenium alloy with work function 4.9eV and same gate 
oxide aluminum, the interface trap charge (QI) is kept constant at 5*1010 qC/cm2. Now by 
varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is calculated and 
plotted against doping concentrations (NA, ND). The above process of simulation is repeated by 
changing the interface trap charges from 5*1010 qC/cm2 to 1012 qC/cm2 are plotted in Fig 4.79, 
4.80 and 4.81 respectively. The oxide thickness 100Å and 400Å at 5*1010 qC/cm2 and 1011 
qC/cm2 gives good threshold values for both NMOS and PMOS devices. The variation of 
threshold voltage is studied and the oxide thickness and interface trap charge suitable for 
fabricating Pt-Ru alloy (4.9eV) /aluminum oxide based MOS device is selected. 
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Plot showing Doping Concentration vs VT for 
various Al2O3 thickness at QI=5*1010 qC/cm2 using 
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Figure 4.79 Plot showing Doping Concentration vs. VT for various Al2O3 thickness at QI=5*1010 
qC/cm2 using Pt-Ru alloy with work function 4.9eV 
Plot showing Doping Concentration vs VT for 
various Al2O3 thickness at QI=1011 qC/cm2 using Pt-
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Figure 4.80 Plot showing Doping Concentration vs. VT for various Al2O3 thickness at QI=1011 
qC/cm2 using Pt-Ru alloy with work function 4.9eV 
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Plot showing Doping Concentration vs VT for 
various Al2O3 thickness at QI=1012 qC/cm2 using Pt-
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Figure 4.81 Plot showing Doping Concentration vs. VT for various Al2O3 thickness at QI=1012 
qC/cm2 using Pt-Ru alloy with work function 4.9eV 
For the same gate platinum-ruthenium alloy with work function 4.9eV and same gate 
oxide hafnium, the doping concentration (NA, ND) is held constant at 1015 cm-3. Now by varying 
oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is calculated and plotted 
against different values of interface trap charges (QI). The above process of simulation is 
repeated by changing the doping concentrations from 1015 cm-3 to 1017 cm-3 are plotted in Fig 
4.82, 4.83 and 4.84 respectively. The doping concentration 1015 cm-3 and 1016 cm-3 at oxide 
thickness less than 400Å give good threshold values for NMOS and PMOS devices. The 
variation of threshold voltage is studied and the doping concentration and oxide thickness 
suitable for fabricating a Pt-Ru alloy (4.9eV)/aluminum oxide based MOS device are selected. 
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Plot showing VT vs QI for various Al2O3 thickness at 














































Figure 4.82 Plot showing VT vs. QI for various Al2O3 thickness at NA, ND=1015 cm-3 using Pt-Ru 
alloy with work function 4.9eV 
Plot showing VT vs QI for various Al2O3 thickness at 
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Figure 4.83 Plot showing VT vs. QI for various Al2O3 thickness at NA, ND=1016 cm-3 using Pt-Ru 
alloy with work function 4.9eV 
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Plot showing VT vs QI for various Al2O3 thickness at 















































Figure 4.84 Plot showing VT vs. QI for various Al2O3 thickness at NA, ND=1017 cm-3 using Pt-Ru 
alloy with work function 4.9eV 
4.4 MOSFETS with Pt-Ru alloy (5.2eV) as gate 
Lot of research is going on alloys to replace existing metals as gate. The Pt-Ru alloy 
work function is chosen to be 5.2eV which is in between the work function of platinum and 
ruthenium metals. This work function is near to the platinum work function of 5.6eV. 
4.4.1 Pt-Ru alloy (5.2eV)/HfO2 based MOSFET 
In the first case, the work focuses on using platinum-ruthenium alloy with work function 
of 5.2eV as gate and hafnium oxide as gate oxide for PMOS and NMOS field effect transistors. 
The interface trap charge is chosen to be 5*1010 qC/cm2 and kept constant for calculating 
threshold voltage. The doping concentration (NA,ND) is varied from 5*1014 cm-3, 1015 cm-3, 
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5*1015 cm-3, 1016 cm-3, 5*1016 cm-3 and 1017 cm-3 respectively. The oxide thickness (TOX) is 
varied from 50Å, 100Å, 200Å, 400Å, 600Å, 800Å and 1000Å respectively. The interface trap 
charge (QI) is varied from 5*1010 qC/cm2, 1011 qC/cm2, 5*1011 qC/cm2 and 1012 qC/cm2 
respectively. The interface charge 1013 qC/cm2 was not chosen because the simulations using 
ruthenium and aluminum as gate metal showed threshold voltages to be bad for those devices. 
Threshold voltages for different doping concentrations, at constant interface trap charge are 
calculated. The threshold voltages vs. oxide thickness for different doping concentrations at 
constant interface trap charge (QI=5*1010 qC/cm2) are plotted. While the oxide thickness is 
varied for a range of values, the values which we are interested upon are high-k dielectric 
materials having thin, medium and thick gate oxides. The oxide thicknesses which we have 
selected to study are 100Å, 400Å and 800Å. The above process of simulation is repeated by 
changing the interface trap charge (QI) from 1011 qC/cm2 to 1013 qC/cm2 are plotted in Fig 4.85, 
4.86 and 4.87 respectively. The VT values for PMOS devices at various interface charges are 
positive which is not good as threshold voltage should be negative. The PMOS devices give 
good VT values at 1017 cm-3 doping concentration at 1012 qC/cm2 interface charge which is not 
suitable as we need to make a good device. VT values for NMOS are good except at 1017 cm-3 
doping concentration and at various interface charges. The variation of threshold voltage is 
studied and the doping concentration and interface trap charge best suitable for fabricating a Pt-
Ru alloy (5.2eV) /hafnium oxide based MOS device is selected. 
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Plot showing VT vs HfO2 thickness for various NA,ND 
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Figure 4.85 Plot showing VT vs. HfO2 thickness for various NA, ND at QI=5*1010 qC/cm2 using 
Pt-Ru alloy with work function 5.2eV 
Plot showing VT vs HfO2 thickness for various NA,ND at 
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Figure 4.86 Plot showing VT vs. HfO2 thickness for various NA, ND at QI=1011 qC/cm2 using Pt-
Ru alloy with work function 5.2eV 
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Plot showing VT vs HfO2 thickness for various NA,ND 
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Figure 4.87 Plot showing VT vs. HfO2 thickness for various NA, ND at QI=1012 qC/cm2 using Pt-
Ru alloy with work function 5.2eV 
For the same gate platinum-ruthenium alloy with work function 5.2eV and same gate 
oxide hafnium, the interface trap charge (QI) is kept constant at 5*1010 qC/cm2. Now by varying 
oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is calculated and plotted 
against doping concentrations (NA, ND). The above process of simulation is repeated by changing 
the interface trap charges from 5*1010 qC/cm2 to 1012 qC/cm2 are plotted in Fig 4.88, 4.89 and 
4.90 respectively. PMOS devices give good threshold voltage for oxide thicknesses 100Å, 400Å, 
and 800Å at various interface charges having substrate concentration of 1017 cm-3. For NMOS 
devices VT values is good for oxide thicknesses less than 400Å at various interface trap charges. 
The variation of threshold voltage is studied and the oxide thickness and interface trap charge 
suitable for fabricating Pt-Ru alloy (5.2eV) /hafnium oxide based MOS device is selected. 
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Plot showing Doping Concentration vs VT for 
various HfO2 thickness at QI=5*1010 qC/cm2 using Pt-
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Figure 4.88 Plot showing Doping Concentration vs. VT for various HfO2 thickness at QI=5*1010 
qC/cm2 using Pt-Ru alloy with work function 5.2eV 
Plot showing Doping Concentration vs VT for 
various HfO2 thickness at QI=1011 qC/cm2 using Pt-
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Figure 4.89 Plot showing Doping Concentration vs. VT for various HfO2 thickness at QI=1011 
qC/cm2 using Pt-Ru alloy with work function 5.2eV 
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Plot showing Doping Concentration vs VT for various 
HfO2 thickness at QI=1012 qC/cm2 using Pt-Ru alloy as 
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Figure 4.90 Plot showing Doping Concentration vs. VT for various HfO2 thickness at QI=1012 
qC/cm2 using Pt-Ru alloy with work function 5.2eV 
For the same gate platinum-ruthenium alloy with work function 5.2eV and same gate 
oxide hafnium, the doping concentration (NA, ND) is held constant at 1015 cm-3. Now by varying 
oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is calculated and plotted 
against different values of interface trap charges (QI). The above process of simulation is 
repeated by changing the doping concentrations from 1015 cm-3 to 1017 cm-3 are plotted in Fig 
4.91, 4.92 and 4.93 respectively. PMOS devices give good values of VT at 1017 cm-3 doping 
concentration at various interface charges. NMOS devices show promising values at for doping 
concentrations 1015 cm-3, 1016 cm-3 at various interface charges. The variation of threshold 
voltage is studied and the doping concentration and oxide thickness suitable for fabricating a Pt-
Ru alloy (5.2eV)/hafnium oxide based MOS device are selected. 
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Plot showing VT vs QI for various HfO2 thickness at 
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Figure 4.91 Plot showing VT vs. QI for various HfO2 thickness at NA, ND=1015 cm-3 using Pt-Ru 
alloy with work function 5.2eV 
Plot showing VT vs QI for various HfO2 thickness 














































Figure 4.92 Plot showing VT vs. QI for various HfO2 thickness at NA, ND=1016 cm-3 using Pt-Ru 
alloy with work function 5.2eV 
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Plot showing VT vs QI for various HfO2 thickness 

















































Figure 4.93 Plot showing VT vs. QI for various HfO2 thickness at NA, ND=1017 cm-3 using Pt-Ru 
alloy with work function 5.2eV 
4.4.2 Pt-Ru alloy (5.2eV)/Al2O3 based MOSFET 
In the first case, the work focuses on using platinum-ruthenium alloy with work function 
of 5.2eV as gate and aluminum oxide as gate oxide for PMOS and NMOS field effect transistors. 
The interface trap charge is chosen to be 5*1010 qC/cm2 and kept constant for calculating 
threshold voltage. The doping concentration (NA,ND) is varied from 5*1014 cm-3, 1015 cm-3, 
5*1015 cm-3, 1016 cm-3, 5*1016 cm-3 and 1017 cm-3 respectively. The oxide thickness (TOX) is 
varied from 50Å, 100Å, 200Å, 400Å, 600Å, 800Å and 1000Å respectively. The interface trap 
charge (QI) is varied from 5*1010 qC/cm2, 1011 qC/cm2, 5*1011 qC/cm2 and 1012 qC/cm2 
respectively. The interface charge 1013 qC/cm2 was not chosen because the simulations using 
ruthenium and aluminum showed threshold voltages to be bad for those devices. Threshold 
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voltages for different doping concentrations, at constant interface trap charge are calculated. The 
threshold voltages vs. oxide thickness for different doping concentrations at constant interface 
trap charge (QI=5*1010 qC/cm2) are plotted. While the oxide thickness is varied for a range of 
values, the values which we are interested upon are high-k dielectric materials having thin, 
medium and thick gate oxides. The oxide thicknesses which we have selected to study are 100Å, 
400Å and 800Å. The above process of simulation is repeated by changing the interface trap 
charge (QI) from 1011 qC/cm2 to 1013 qC/cm2 are plotted in Fig 4.94, 4.95 and 4.96 respectively. 
The VT values for PMOS at various interface charges and doping concentrations is not good 
except at higher doping concentration 1017 cm-3.The NMOS devices VT value is good at 1015 cm-
3 concentration and at various interface charges. The variation of threshold voltage is studied and 
the doping concentration and interface trap charge best suitable for fabricating a Pt-Ru alloy 
(5.2eV) /aluminum oxide based MOS device is selected. 
Plot showing VT vs Al2O3 thickness for various 
NA,ND at QI=5*1010 qC/cm2 using Pt-Ru alloy as 






























Figure 4.94 Plot showing VT vs. Al2O3 thickness for various NA, ND at QI=5*1010 qC/cm2 using 
Pt-Ru alloy with work function 5.2eV 
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Plot showing VT vs Al2O3 thickness for various 
NA,ND at QI=1011 qC/cm2 using Pt-Ru alloy as 
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Figure 4.95 Plot showing VT vs. Al2O3 thickness for various NA, ND at QI=1011 qC/cm2 using Pt-
Ru alloy with work function 5.2eV 
 
Plot showing VT vs Al2O3 thickness for various 
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Figure 4.96 Plot showing VT vs. Al2O3 thickness for various NA, ND at QI=1012 qC/cm2 using Pt-
Ru alloy with work function 5.2eV 
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For the same gate platinum-ruthenium alloy with work function 5.2eV and same gate 
oxide aluminum, the interface trap charge (QI) is kept constant at 5*1010 qC/cm2. Now by 
varying oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is calculated and 
plotted against doping concentrations (NA, ND). The above process of simulation is repeated by 
changing the interface trap charges from 5*1010 qC/cm2 to 1012 qC/cm2 are plotted in Fig 4.97, 
4.98 and 4.99 respectively. NMOS devices have VT values good at 100Å for various interface 
charges. For PMOS devices the values are good around 400Å at various interface charges for all 
doping concentrations. The variation of threshold voltage is studied and the oxide thickness and 
interface trap charge suitable for fabricating Pt-Ru alloy (5.2eV) /aluminum oxide based MOS 
device is selected.  
 
Plot showing Doping Concentration vs VT for 
various Al2O3 thickness at QI=5*1010 qC/cm2 using 
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Figure 4.97 Plot showing Doping Concentration vs. VT for various Al2O3 thickness at QI=5*1010 
qC/cm2 using Pt-Ru alloy with work function 5.2eV 
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Plot showing Doping Concentration vs VT for 
various Al2O3 thickness at QI=1011 qC/cm2 using Pt-







1.00E+15 1.00E+16 1.00E+17 1.00E+18






















Figure 4.98 Plot showing Doping Concentration vs. VT for various Al2O3 thickness at QI=1011 
qC/cm2 using Pt-Ru alloy with work function 5.2eV 
 
Plot showing Doping Concentration vs VT for 
various Al2O3 thickness at QI=1012 qC/cm2 using Pt-
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Figure 4.99 Plot showing Doping Concentration vs. VT for various Al2O3 thickness at QI=1012 
qC/cm2 using Pt-Ru alloy with work function 5.2eV 
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For the same gate platinum-ruthenium alloy with work function 5.2eV and same gate 
oxide hafnium, the doping concentration (NA, ND) is held constant at 1015 cm-3. Now by varying 
oxide thickness (initially 100Å, 400Å and 800Å), the threshold voltage is calculated and plotted 
against different values of interface trap charges (QI). The above process of simulation is 
repeated by changing the doping concentrations from 1015 cm-3 to 1017 cm-3 are plotted in Fig 
4.100, 4.101 and 4.102 respectively. NMOS devices give good threshold values for all oxide 
thicknesses at doping concentration 1015 cm-3. PMOS devices give good threshold values for 
400Å for doping concentration 1016 cm-3 and 1017 cm-3 at interface charge 1012 qC/cm2 which is 
not ideal for a MOS device. The variation of threshold voltage is studied and the doping 
concentration and oxide thickness suitable for fabricating a Pt-Ru alloy (5.2eV)/hafnium oxide 
based MOS device are selected. 
Plot showing VT vs QI for various Al2O3 thickness at 













































Figure 4.100 Plot showing VT vs. QI for various Al2O3 thickness at NA, ND =1015 cm-3 using Pt-
Ru alloy with work function 5.2eV 
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Plot showing VT vs QI for various Al2O3 thickness at 
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Figure 4.101 Plot showing VT vs. QI for various Al2O3 thickness at NA, ND =1016 cm-3 using Pt-
Ru alloy with work function 5.2eV 
 
Plot showing VT vs QI for various Al2O3 thickness at 















































Figure 4.102 Plot showing VT vs. QI for various Al2O3 thickness at NA, ND =1017 cm-3 using Pt-
Ru alloy with work function 5.2eV 
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CHAPTER FIVE: CONCLUSIONS AND FUTURE WORK 
In the present work, high-k dielectric materials and gate metals were studied in detail. 
Deposition methods which are suitable for dielectric materials and gate metals have been 
discussed. The threshold voltage values were calculated for MOS device as a function of oxide 
thickness, interface trap charges and doping concentrations of substrate. The desired values of 
threshold voltage values, PMOS ranged between 0 to -1 volts and NMOS devices -1 to +1 volts 
respectively.   
In the first case, aluminum as gate metal with hafnium oxide, aluminum oxide, tantalum 
oxide and zirconium oxide as gate insulators are studied. The MOSFET with aluminum as gate 
metal and gate dielectric as hafnium oxide is suitable for device fabrication because of no 
interfacial layer formation with silicon and has good threshold voltage values for both PMOS 
and NMOS field-effect-transistors. Low threshold voltages can be achieved even with interface 
charges of 1012 qC/cm2, substrate doping concentrations of 1017 cm-3 for NMOS and 1016 cm-3 
for PMOS having oxide thicknesses 800Å. 
In the second case, ruthenium as gate metal with hafnium oxide and aluminum oxide as 
gate insulators were studied. The MOSFET with ruthenium as gate metal and hafnium oxide as 
gate insulator combination, has good threshold values for both PMOS and NMOS field effect 
transistors. The best performance were seen for devices which has low threshold voltages for 
both MOS devices even with interface charges of 1012 qC/cm2, having substrate doping 
concentrations of 1017 cm-3 and having oxide thicknesses 800Å. 
In third case, Pt-Ru alloy having work function of 4.9eV as gate metal and hafnium oxide 
and aluminum oxide as gate insulators were studied. The MOSFET with Pt-Ru alloy with 
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hafnium oxide is suggested for fabrication because of its low threshold values for PMOS and 
NMOS devices. The optimum values at which we have low threshold voltages for both MOS 
devices even with interface charges of 1011 qC/cm2, having substrate doping concentrations of 
1017 cm-3 and oxide thicknesses  400Å. 
In fourth case, Pt-Ru alloy having work function of 5.2eV as gate and hafnium oxide and 
aluminum oxide as gate insulators were studied. The MOSFET with Pt-Ru alloy with hafnium 
oxide is suggested for fabrication and has low threshold values for only NMOS devices. The 
threshold values of PMOS devices are not good using this combination. The optimum values 
suggested for fabricating NMOS device gives low threshold voltages even with interface charges 
of 1012 qC/cm2, having substrate doping concentrations of 1016 cm-3 and oxide thicknesses 400Å. 
The PMOS devices cannot be made using having Pt-Ru alloy having work function 5.2eV. 
To conclude the work, comparing several gate oxides, hafnium oxide is found to form no 
interfacial layer and stable over silicon substrate. For gate metals, ruthenium with HfO2 is found 
to offer low threshold voltages for both NMOS and PMOS devices even with 800Å oxide 
thickness compared to aluminum metal. Metals-oxides combination of ruthenium/hafnium oxide 
based MOSFET is suggested for fabrication because of its low threshold values having  interface 
charges of 1012 qC/cm2, doping concentrations of 1017 cm-3 and oxide thicknesses 800Å. 
For future work, alloys and gate metals, having different work functions can be studied in 
detail (4.5eV, 4.6eV and 4.8eV). Further, gate dielectrics such as BST, ZnO, Ce2O3, TiO2 can be 
investigated to provide good threshold voltages (0 to -1 volts for PMOS and -1 to +1 volts for 
NMOS) because of its high dielectric constant, low leakage current and stability over silicon 
substrates. Deposition methods to prevent formation of interfacial layer and stability between 
oxide-silicon interfaces can be studied in detail. Gate metals of interest in the future are Ru-Ta 
113 
and Pt-Ta alloys, TiN and TaN (nitrogen doped concentrations). The alloys can have different 
work functions depending upon the chemical composition they are deposited. A lot of research is 
still necessary to get a good gate metal and gate dielectric combination that can give fairly good 
threshold voltage for MOS devices.   
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APPENDIX 






























:=  q 1.6 10 19−⋅ coul⋅:=  
 





⋅:=  Intrinsic Carrier Concentration 
The first P-MOSFET we are going to discuss is using Aluminum as Gate metal and Gate  
 
oxide as Hafnium oxide which has average dielectric constant of 23. 
 
First we are going to give the values of Qi (Interface charge) and Doping concentration  
 
(Nd) constant and vary the values corresponding to threshold voltage equation. 
Qi 5 10
10










⋅:=  The Doping Concentration is given by 
k 8.617 10 5−⋅
eV
K












:=   The fermi potential is given by the below eqn 
φF 0.269V=  





+ φF−:=  Substrate workfunction is given by 
φms φm φs−:=  Metal Semiconductor work function is given by 
 
φms 0.131− V=  
The dielectric constant of Silicon is given by  







The depletion width is given by  
 
W d 1.186 µm=  
The depletion region charge Qd is given by Qd q ND⋅ W d⋅:=  
 
        
         
         
         
         
         
         
         








Oxide Thickness (Tox) is varied from 50 Angstrom to 1000 Angstrom 































    
       
       
      
      
      
      
        
        
       




















































The first N-MOSFET we are going to discuss is using Aluminum as Gate metal and Gate  
oxide as Hafnium oxide. 
First we are going to give the values of Qi (Interface charge) and Doping concentration  
 
(Na) constant and vary the values corresponding to threshold voltage equation. 
Qi1 5 10
10




Dielectric constant of Hafnium oxide HfO2 is different for different growth and mechanisms, the 


















:=  The fermi potential is given by the below eqn 
φF1 0.269V=  




+ φF1+:=  
Substrate workfunction is given by 
φms1 φm φs1−:=  Metal Semiconductor work function is given by 







The depletion width is given by  
 
Wd 1.186µm=  
        
         
         
         
         
         
     
         
         
         
         
         
         
             
             
              







Oxide Thickness (Tox) is varied from 50 Angstrom to 1000 Angstrom 

























    
       
       
       
       
       
       
        
        
  
    
  
       
              




















































The first P-MOSFET we are going to discuss is using Aluminum as Gate metal and Gate  
 
oxide as Hafnium oxide which has average dielectric constant of 23 
First we are going to give the values of Qi (Interface charge) and Doping concentration  
 
(Nd) constant and vary the values corresponding to threshold voltage equation. 
Qi2 5 10
10





















The Doping Concentration is given by 
The fermi potential is given by the below eqn 
φF2 0.287V=  




+ φF2−:=  Substrate workfunction is given by 
φms2 φm φs2−:=  Metal Semiconductor work function is given by 
φms2 0.113− V=  
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=  The depletion region charge Qd is given by Qd2 q ND1⋅ Wd2⋅:=  
      
         
         
         
         
        
        
        
        
    
     
     
     
     
     
     
              
Oxide Thickness (Tox) is varied from 50 Angstrom to 1000 Angstrom 





















=  The oxide capacitance Cox is given by 






















































The first N-MOSFET we are going to discuss is using Aluminum as Gate metal and Gate  
oxide as Hafnium oxide. 
        
        
      
             
             
             
             
             
             
              
First we are going to give the values of Qi (Interface charge) and Doping concentration  
 
(Na) constant and vary the values corresponding to threshold voltage equation. 
Qi3 5 10
10




Dielectric constant of Hafnium oxide HfO2 is different for different growth and mechanisms, the 

















The Doping Concentration is given by 




+ φF3+:=  
Substrate workfunction is given by 
φms3 φm φs3−:=  Metal Semiconductor work function is given by 





The depletion width is given by  






=  The depletion region charge Qd is given by Qd3 q NA1⋅ Wd3⋅:=  
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Oxide Thickness (Tox) is varied from 50 Angstrom to 1000 Angstrom 
         
         
         
         
         
        
        
        
        
        
    
      
      
       
       
       
       
       
             
              













































































The first P-MOSFET we are going to discuss is using Aluminum as Gate metal and Gate  
 
oxide as Hafnium oxide which has average dielectric constant of 23. 
    
    
  
  
         
  
  
        
        
   
First we are going to give the values of Qi (Interface charge) and Doping concentration  
 
(Nd) constant and vary the values corresponding to threshold voltage equation. 
Qi4 5 10
10























:=  The fermi potential is given by the below eqn 




+ φF4−:=  
Substrate workfunction is given by 




⋅:=  The depletion width is given by  W d4 0.414 µm=  












Oxide Thickness (Tox) is varied from 50 Angstrom to 1000 Angstrom 
 


























The Threshold Voltage (VT) for PMOS is given by 
      
      
      
      
      
      
      
       




















































The first N-MOSFET we are going to discuss is using Aluminum as Gate metal and Gate  
oxide as Hafnium oxide. 
First we are going to give the values of Qi (Interface charge) and Doping concentration  
 
(Na) constant and vary the values corresponding to threshold voltage equation. 
Qi5 5 10
10





              
Dielectric constant of Hafnium oxide HfO2 is different for different growth and mechanisms, the average 






















+ φF5+:=  
Substrate workfunction is given by 
φms5 φm φs5−:=  Metal Semiconductor work function is given by 





The depletion width is given by  
Wd5 0.414µm=  








Oxide Thickness (Tox) is varied from 50 Angstrom to 1000 Angstrom 
i5 0 6..:=  
 
         
         


























The oxide capacitance Cox is given by 
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+ 2 φF5⋅+:=  













































The first P-MOSFET we are going to discuss is using Aluminum as Gate metal and Gate  
 
oxide as Hafnium oxide which has average dielectric constant of 23. 
First we are going to give the values of Qi (Interface charge) and Doping concentration  
 
(Nd) constant and vary the values corresponding to threshold voltage equation. 
Qi6 5 10
10



















:=  The fermi potential is given by the below eqn φF6 0.347V=  




+ φF6−:=  
φms6 φm φs6−:=  Metal Semiconductor work function is given by 





The depletion width is given by  






=  The depletion region charge Qd is given by Qd6 q ND3⋅ Wd6⋅:=  
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Oxide Thickness (Tox) is varied from 50 Angstrom to 1000 Angstrom 
          
          
          
          
         
         
         
         
         
      
          
       
       
       
       
       
             
             
              











































































The first N-MOSFET we are going to discuss is using Aluminum as Gate metal and Gate  
oxide as Hafnium oxide. 
        
        
        
        
        
        
         
First we are going to give the values of Qi (Interface charge) and Doping concentration  
 
(Na) constant and vary the values corresponding to threshold voltage equation. 
Qi7 5 10
10




Dielectric constant of Hafnium oxide HfO2 is different for different growth and mechanisms, the average 
















:=  The fermi potential is given by the below eqn φF7 0.347V=  




+ φF7+:=  




⋅:=  The depletion width is given by  W d7 0.301 µm=  







Oxide Thickness (Tox) is varied from 50 Angstrom to 1000 Angstrom 













     
         
         
         
         
         
      
      
          
       
       
       
       
       
       
       
              
































































The first P-MOSFET we are going to discuss is using Aluminum as Gate metal and Gate  
 
oxide as Hafnium oxide which has average dielectric constant of 23. 
First we are going to give the values of Qi (Interface charge) and Doping concentration  
 
(Nd) constant and vary the values corresponding to threshold voltage equation. 
Qi8 5 10
10






   
  
        
        
         
         
         
         
         
         
         


















:=  The fermi potential is given by the below eqn 
φF8 0.388V=  




+ φF8−:=  
φms8 φm φs8−:=  Metal Semiconductor work function is given by 





The depletion width is given by  
W d8 0.142 µm=  
The depletion region charge Qd is given by 






Oxide Thickness (Tox) is varied from 50 Angstrom to 1000 Angstrom 
























 The Threshold voltage of PMOS is given by 
      
      
       
       
       
       
       
        
        
       




















































The first N-MOSFET we are going to discuss is using Aluminum as Gate metal and Gate  
oxide as Hafnium oxide. 
First we are going to give the values of Qi (Interface charge) and Doping concentration  
 
(Na) constant and vary the values corresponding to threshold voltage equation. 
Qi9 5 10
10




Dielectric constant of Hafnium oxide HfO2 is different for different growth and mechanisms, the average 
dielectric constant from my literature survey is 23  
NA4 5 10
16












:=  The fermi potential is given by the below eqn 
φF9 0.388V=  




+ φF9+:=  
φms9 φm φs9−:=  Metal Semiconductor work function is given by 






⋅:=  The depletion width is given by  W d9 0.142 µm=  
      
        
         
         
         





      
      
       
       
       
        







Oxide Thickness (Tox) is varied from 50 Angstrom to 1000 Angstrom 





















=  The oxide capacitance Cox is given by 






















































The first P-MOSFET we are going to discuss is using Aluminum as Gate metal and Gate  
 
oxide as Hafnium oxide which has average dielectric constant of 23. 
   
   
   
   
  
      
       
       
       
        
     
             
             
             
              
First we are going to give the values of Qi (Interface charge) and Doping concentration  
 
(Nd) constant and vary the values corresponding to threshold voltage equation. 
Qi10 5 10
10




















The fermi potential is given by the below eqn 




+ φF10−:=  
Substrate workfunction is given by 
φms10 φm φs10−:=  Metal Semiconductor work function is given by 
φms10 6.187 10
3−





The depletion width is given by  
W d10 0.103µm=  






=  Qd10 q ND5⋅ Wd10⋅:=  
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Oxide Thickness (Tox) is varied from 50 Angstrom to 1000 Angstrom 
         
         
         
         
         
         
         
         
         
      
      
      
       
       
       
       
       
              













































































The first N-MOSFET we are going to discuss is using Aluminum as Gate metal and Gate  
oxide as Hafnium oxide. 
 
First we are going to give the values of Qi (Interface charge) and Doping concentration  
 
(Na) constant and vary the values corresponding to threshold voltage equation. 
Qi11 5 10
10
⋅ 1.6⋅ 10 19−⋅
C
cm2
⋅:=   
Dielectric constant of Hafnium oxide HfO2 is different for different growth and mechanisms, the average 
dielectric constant from my literature survey is 23  
NA5 10
17 cm 3−⋅:=  The Doping Concentration is given by 
 
        
       
       
    
        
             
















+ φF11+:=  
Substrate workfunction is given by 
φms11 φm φs11−:=  
Metal Semiconductor work function is given by 




⋅:=  The depletion width is given by  W d11 0.103 µm=  










Oxide Thickness (Tox) is varied from 50 Angstrom to 1000 Angstrom 
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